

## Durham E-Theses

## The integrity of serial data highway systems

Cowan, D.

## How to cite:

Cowan, D. (1983) The integrity of serial data highway systems, Durham theses, Durham University. Available at Durham E-Theses Online: http://etheses.dur.ac.uk/7253/

## Use policy

The full-text may be used and/or reproduced, and given to third parties in any format or medium, without prior permission or charge, for personal research or study, educational, or not-for-profit purposes provided that:

- a full bibliographic reference is made to the original source
- a link is made to the metadata record in Durham E-Theses
- the full-text is not changed in any way

The full-text must not be sold in any format or medium without the formal permission of the copyright holders.
Please consult the full Durham E-Theses policy for further details.

The copyright of this thesis rests with the author. No quotation from it should be published without his prior written consent and information derived from it should be acknowledged.

## The Integrity of Serial Data Highway Systems

## by <br> D.Cowan, B.Sc.

A thesis submitted for the degree of Doctor of Philosophy in the University of Durham, 1983.

Thesio

1983/Cow

# The Integrity of Serial Data Highway Systems <br> D.Cowan 


#### Abstract

The Admiralty Surface Weapons Establishment (ASWE) have developed a Local Area Network System. This thesis describes the development of a replacement for this LAN system, based around 16 bit microprocessor hosts, as opposed to the minicomputers currently used. This change gave a substantial reduction in size, and allowed the new system to be installed on a ship and tested under operational conditions. Analysis of the data collected during the tests gave performance information on the ASWE system. The performance of this LAN is compared to that of other leading types of LAN. The design of a portable network controller/ monitor unit is presented, which may be manufactured as a standard controller for the ASWE Serial Highway.


## Acknowledgements

I wish to express my thanks primarily to Dr. C.T. Spracklen for his assistance during the course of this project. In addition, the advice of Mr. D.J. Dwyer and Dr. D.R. Isaac was much appreciated. Thanks are also due to the departmental technicians who provided valuable technical help on many occasions. The staff of XCC Division, ASWE, assisted in many ways during the course of my research, and they continually tolerated the disruption to their normal work which Dr. Spracklen and myself seemed to bring to them.

I am particularly grateful to the Ministry of Defence who funded this project.

## Contents

Glossary of Terms

## Chapter 1 Introduction

1.1. Local Area Networks
1.1:1 Ring Topology
1.1:2 Linear Topology
1.2 The Choice of LAN Architecture
1.3 Conclusion

Chapter 2 The A.S.W.E. Serial Highway
2.1 Introduction
2.2 Signalling Conventions
2.3 Message Protocols
2.3:1 Control Messages
2.3:2 Information Messages
2.3:3 Message Fields
2.3:4 The Error Recovery Scheme
2.4 Front-end Processors
2.5 Transciever
2.6 Host Interface
2.7 Microcode Cross-Assembler \& ASH Simulator
2.8 ASH Terminal Unit
2.8:1 Software Tables
2.8:2 Host Control of Highway Terminal Unit
2.9 Highway Controller Unit
2.9:1 Software Tables
2.9:2 Host Control of Highway Controller Unit
2.10 ASH Configuration
2.10:1 Single Controller/ Twin Highway Cables
2.10:2 Twin Controller/ Twin Highway Cables 2.10:3 Cable Configuration
2.11 Conclusion

## Chapter 3 Computer Systems

3.1 Introduction
3.2 The DEC PDP11/34 and Unix.
3.2:1 The Implementation of BCPL and Coral
3.2:2 ASH Software Packages
3.3 The Data General Nova-3 and RDOS
3.4 The Motorola MC6809 Development System
3.5 The Motorola MC68000 Single Board Computer
3.5:1 An Upgrade of the On-board Memory
3.6 Additional Peripherals and Software
3.6:1 Pro-Log Prom Programmer
3.6:2 Computer Communications Software
3.7 DMA Interface
3.8 Conclusion

Chapter 4 SIXTH
4.1 Introduction
4.2 SIXTH Design Philosophy
4.3 System Kernel
4.4 System Dictionary
4.5 Conclusion
Chapter 5 The Portable Highway Controller
5.1 Introduction
5.2 Portable Controller Hardware
5.3 Controller Software
5.3:1 Design of SIXTH Programs
5.3:2 The Use and Upgrading of Controller Software
5.4 Testing the Portable Controller
5.5 Conclusion
Chapter 6 The ASH Ship Trials
6.1 Introduction
6.2 Test Hardware 6.2:1 MC6809 Monitoring Unit6.2:2 MC68000 Highway Terminal Units
6.3 Ship Trial Software
6.3:1 Design Concept
6.3:2 Block Message Soak Test
6.3:3 Short Message Soak Test
6.3:4 Test Control Software
6.3:5 Test Report Software
6.3:6 Test Monitoring
6.4 Test Results
6.4:1 Analysis Techniques
6.4:2 Discussion of Results
6.5 Conclusion
Chapter 7 LAN Technology
7.1 Introduction
7.2 Review of Basic LAN Technology
7.3 Improvements to the Basic LANs
7.3:1 Ring LANs
7.3:2 Decentralised Control Linear Bus LANs
7.3:3 Centralised Control Linear Bus LANs
7.4 A Second Generation ASH
7.5 Conclusion
Chapter 8 Conclusion
Bibliography
Appendix A Program listings
Appendix B An Upgrade of On-Board Memory
Appendix C DMA Interface Circuit Diagrams
Appendix D Portable Highway Controller User Commands
Appendix E Graphs of ASH Test Results

## Glossary of Terms

```
ACIA Asynchronous Communications Interface Adaptor
ALU Arithmetic Logic Unit
ASCII American Standard Code for Information Interchange
ASH ASWE Serial Highway
ASWE Admiralty Surface Weapons Establishment
CMOS Complimentary Metal-on-Silicon
CPU Central Processor Unit
CSMA Carrier Sense Multiple Access
DMA Direct Memory Access
DS DO Stack
EPROM Erasable Programable Read-only-Memory
FEP Front End Processor
FIFO First In First Out
I/O Input/ Output
LAN Local Area Network
LCD Liquid Crystal Display
LED Light Emitting Diode
MS Machine Stack
OS Operand Stack
PIA Parallel Interface Adaptor
PROM Programable Read-only-Memory
RAM Random Access Memory
VDU Visual Display Unit
```


## Chapter 1

## Introduction

### 1.1 Local Area Networks

In recent years the trend towards mainframe computers of ever increasing complexity has been overtaken by the use of distributed computer systems, in an attempt to provide greater speed and flexibility of computing power. This has been aided by the greatly reduced costs of computer hardware, and by the ease of application of modern block structured programming languages to multiprocessor systems. These systems normally fall into one of two categories, loosely coupled and tightly coupled systems. In the former, communications between the elements of the system take place at a very much higher rate than in the latter. Tightly coupled systems can have a communication rate of up to $200 \mathrm{Mbits} / \mathrm{sec}$, whilst most loosely coupled systems have a maximum transmission rate of approximately 20Mbits/ sec. The difference in transmission speeds is due to the differing demands placed on the communication system by the elements in the network. Normally, the elements in a tightly coupled system are interdependant and would be unable to function satisfactorily if one element was malfunctioning. Array processor systems and multi-ALU systems fall into this category. Loosely coupled systems normally consist of units which are able to function satisfactorily by themselves, and communication between the elements is normally via data messages rather than machine level instructions as in the tightly coupled systems. The decrease in the transmission rate allows different transmission media to be used, and many loosely coupled systems use serial transmission lines. There is a large range of possible interconnection systems for these two types of distributed computing systems. However, they fall roughly into three categories; point to point, interconnecting bus, and network. In addition, combinations of the three types also occur.

In the past, point to point systems have been used to a great extent because they were the easiest and least expensive to implement. In a point to point system, a dedicated communication path exists between every element in the system. This necessitates a large amount of wiring between elements, but has the great advantage that the receiving unit has an inherent physical address; no additional software is required to generate the address or, in the receiver, to decode the address. However, greater importance is now placed upon the ability to reconfigure a communication system to incorporate new elements, and in a point to point communications system this necessitates expensive and complex rewiring. Thus point to point systems have largely been replaced by some form of shared communications system.

A communication network is a collection of shared communications paths and devices interconnected so at least one pair of devices has more than two simultaneous path possibilities. The most common of the network systems have computers as devices and telephone landlines as communications paths. Examples of these are ARPANET [1,2] and OCTOPUS [3]. Networks are characterised by their topology, protocols, communications disciplines and geographical extent. Networks which communicate over longer distances than lkm, such as ARPANET, are known as long-haul networks, whilst those which work over shorter distances, such as the Xerox FIBERNET [4], are known as shorthaul networks. The most common topologies used are the mesh and star, shown in Figure l.la. The protocols implemented depend upon both the topology and communication discipline used, however they can usually be subdivided into transport protocols, routing and flow protocols and user level protocols. The communications disciplines used are circuit switching, message switching and packet switching. Our telephone


Mesh


Star

Figure 1.1a
system employs circuit switching; a complete circuit must be established between caller and the listening station otherwise the caller hears an engaged signal. Packet switching is employed by ARPANET and most short-haul networks. Messages are segmented into fixed length packets which are only reconstructed at the destination node. Intermediate nodes retransmit packets as received, but certain systems may perform error detection and correction. The distinction between packet switching and message switching is less obvious in certain configurations of local networks.

The pure star topology employed by FIBERNET type systems does not strictly fit the category of a network because of the lack of simultaneous paths.

A data bus is a shared communication path joining many devices with only one path between any two devices. Examples of such systems include MIL-STD 1553B [5], the Cambridge Data Ring [6], and ETHERNET $[7,8]$. One of the advantages of a data bus system over a point to point system is the ease of reconfiguration to support additional devices. However the data bus system has the disadvantage of the requirement for software addresses for every device, and the complicated protocols and decoding necessary to support this type of addressing.

The term 'Local Area Network' (LAN) is now used to describe short haul networks and data bus systems. The systems upon which most work is currently being undertaken are data bus systems. The most used topologies are ring, redundant ring, linear and redundant linear. The addition of redundancy gives protection against the failure of the transmission media.

Regardless of its topology, a data bus can be active or passive; an active bus is one with signal regeneration at each node,
whilst a passive one has no regeneration in the system.

## 1.1:1 Ring Topology

The topology of a typical ring network is detailed in Figure 1.1:1a. Each unit acts as a repeater on the ring and the LAN normally uses some form of token passing message handling system. A ring network utilises an active data bus. In such a system, single or multiple tokens are continually circulating round the ring. If a unit wishes to transmit a message it waits until it receives this token. It then transmits its message and appends the token to the end of the message. The unit to which the message is addressed takes a copy of the message and also regenerates it and the token in the same manner as the intermediate units. The removal of the message from the ring is left to the unit which originated the message. Although the ring type network theoretically has the advantage of completely decentralised control, in practice there must be a master station which inserts the tokens onto the ring and monitors its activity to ensure that there is always a token present.

The 'Cambridge Ring' LAN is a variation of the ring network. It uses token passing in the form of a 'Message Slot' format. The master unit initially sets up a message structure on the ring consisting of a number of message slots each preceded by a header to indicate whether the slot is empty or full. A unit wishing to transmit a message merely waits until an empty slot arrives, and it then fills the slot and alters the header accordingly. Again, removal of the message is left to the transmitting unit. Unfortunately, this means that the master unit in the ring must set up the message slots, and must then maintain them against the possibility of corruption by noise. Thus the
/"


Figure 1:1:1a
Ring Topology
advantages of decentralised control presented by the ring concept have been lost. In addition, since each unit on the ring is an active repeater, the failure of any one of these units can cause one section of the LAN to be isolated. This can be overcome by the use of more than one cable, (redundant ring topology) and by transmitting messages around each of the cables in different directions.

## 1.1:2 Linear Topology

The final class of LAN architecure is the one which is currently the most used. The topology of a linear bus LAN can be seen in Figure 1.1:2a. There are several message handling systems for such an architecture, but they fall into one of two classes; asynchronous and synchronous.

The ALOHA [9,10] system is an example of an early asynchronous LAN. If a unit wished to transmit a message it transmitted it immediately. It then waited for an acknowledgement of reception from the unit to which it had addressed the message. If the acknowledgement was not received, it assumed that the message had not been received, possibly due to the simultaneous transmission of a message by another unit. It then retransmitted the message after a random time interval, to ensure that the same clash did not occur again. However, as the load increased, the number of clashes also increased, and this meant that the maximum channel utilisation of a pure Aloha system was approximately 18 percent [8]. The addition of rudimentary coordination between units increased this utilisation. A series of synchronisation pulses were transmitted on the bus and units were only allowed to transmit messages immediately after the pulse. This increased the possible channel utilisation to 36 percent. An extension to the pure Aloha technique is the Carrier Sense Multiple Access with Collision


Passive
Linear Bus


Active<br>Linear Bus

Figure 1.1:2a Linear Bus Topology

Detect (CSMA/CD) system used in such LANs as Ethernet. In this system, all units monitor the activity on the bus before transmitting their messages. If the channel is free, a unit may transmit its message. If two (or more) units start transmission at the same time they can detect this clash by monitoring the activity on the channel. They immediately cease transmitting their message. The units then retransmit after a random time, to protect against repeated clashes. This system is efficient under conditions of low loading, however as the loading increases so too does the message delivery time. Channel utilisation in the Ethernet system can reach 98 percent [8].

Synchronous bus LANs have a controller which supervises the transmission of messages by the units on the bus. However, the throughput of the master unit does not determine the throughput of the network, as in the star LAN, because the master does not perform a 'receive and repeat' function. There are several type of sychronous bus control, but two of the more common types are :- round robin and polled systems. In the round robin system, each unit has a list of the order in which the units are to transmit held in its memory. The bus master transmits a message which says 'Next please' and the units consult their list to determine whether or not they are the next one on the list. The relevant unit then transmits a message if it wishes. Then the cycle is repeated. Synchronisation between the units must be achieved initially, to ensure that they are all at the same positions in their lists.

The second type of synchronous bus control commonly used is a polled system. In this system, the bus master explicitly polls each unit in turn. The unit may respond either with a message, or with an acknowledgement to show that it is still connected and functioning. This has the advantage of rigid control over message transmission by
the master. It allows a priority system to be implemented by polling a particular unit more often than the others.

Unfortunately, the synchronous bus LANs must have a control unit, and to protect against failure of this unit multiple controllers are normally used. Synchronous LANs do have the advantage of a lower message delivery time than the asynchronous systems when under high loading. Additionally, by using the bus controllers to maintain an error recovery scheme, they can offer guaranteed error free delivery of messages with fewer overheads than in the asynchronous systems.

However, this type of system does include certain overheads due to the poll messages which are not present in an asynchronous system. Careful design is needed to keep these overheads as low as possible. The major advantage of linear LANs over ring LANs, is that by careful choice of the signalling scheme and media used for the bus, it is possible to make it passive.

### 1.2 The Choice of LAN

Whilst there are many different LANs, there is no one type which is 'the best'. Each type has different characteristics which make it suitable for certain applications but completely unsuitable for others. In general, a careful assessment of the situation must be made before the choice of LAN for a particular application can be made. After such an assessment, the Admiralty Surface Weapons Establishment (ASWE) set down the design for their LAN, which is known as the ASH (ASWE Serial Highway) [11].

For many years, the Royal Navy have used large mainframe computers in their ships. These computers monitor the ships' surroundings with the aid of the radar systems, and provide target extraction and identification facilities to the officers in charge of the ships' operation. In addition, the computer provides automatic control over the various weapons systems used on board ship. As the years have advanced, the complexity and number of the radar systems, the displays, and the weaponry, have increased dramatically. This has led to two distinct problems in the modern naval ship. Firstly, the performance of the ship is very seriously affected if the computer ceases to function. Secondly, the amount of cabling necessary to route all of the control and monitoring functions to the master computer is immense. The adoption of distributed control using a local area network system will solve both of these problems. Every sub-system on board the ship, such as the radar, the gun-turrets, the missile launchers, the status displays etc; will contain a mini or micro computer. They will all be linked together via a local area network. The only cabling necessary for such a system will be the local wiring from the distributed processors to their subsystems, and the LAN
cabling, which will consist of several redundant highway cables. Each sub-system could then be factory tested with its local processor in full control.

The LAN used in such a system would have to have the following characteristics.

1) A very high resilience to individual element failure.
2) Guaranteed error free message delivery.
3) A simple, easily available highway cable/ connector to allow simple maintenance and repair.
4) A maximum cable length of 300 metres (due to length of ship).
5) Ease of alteration and reconfiguration.

It was decided that it would be very difficult to attain the necessary message throughput and overall system reliability needed by using a ring bus or star network. This meant the choice of a linear bus architecture. The need for guaranteed error free message delivery, and the knowledge that the bus was to be operated under a fairly high loading at all times dictated the choice of a poll-response system. Unfortunately, this type of system suffers from the obvious setback of centralised control, however the ASH was designed include multiple redundant controllers to alleviate this problem. In addition, the use of a passive highway, implemented using a screened twisted pair, allows the maximum cable length of 300 metres to be achieved without the use of repeaters. The signalling system chosen, a variant of Manchester coding known as Bifrequency Code (section 2.2) allows the cables to be connected without the need for any checks on polarity. The choice of NATO standard cable and connectors allowed the LAN to be simply and easily installed.

Unfortunately for ASWE, such an LAN was not available, so it was necessary to design their own. Great emphasis was placed on the need for simplicity of the host computer to LAN sub-system software interface. This led to the adoption (section 2.1) of a table driven interface between the LAN and its host computer, using an area of shared memory.

### 1.3 Conclusion

Local area network technology has advanced as the need has arisen for efficient communications between units in a loosely coupled distributed computing system. In such systems, a serial cable is normally used as the transmission media, and by a careful choice of signalling conventions, data rates up to $20 \mathrm{Mbits} / \mathrm{sec}$ can be achieved. Several possible topologies exist for LANs, each one suited to a different application. In many instances, distributed computing systems communicating via LANs have replaced single mainframes. This replacement was prompted by the need for greater overall system reliability, and the greater availability of mini and micro computers in recent years. In addition, the introduction of the software addressing used in LANs, in preference to the implicit hardware addressing used in earlier point to point systems, has greatly reduced the hardware changes necessary to reconfigure the system. In order to increase the reliability of the LANs, multiple redundancy is used for critical components and cabling. Careful choice of highway architecture allows a guaranteed error free message delivery, which may be critical in certain applications. ASWE have designed an LAN system for use in a future generation of naval ships and their choice of architecture gives the best performance in the naval environment with which they are concerned.

## Chapter 2

The A.S.W.E Serial Highway

### 2.1 Introduction

The ASH was designed as a response to the needs of ASWE for a high speed local area network with guaranteed error free message delivery and a very high system reliability. Its specifications are laid out in Defence Standard 00/19 [11]. The network is of the poll-response linear bus type. In order to increase system reliability, there is a possibility of a multiple redundant highway cable and/or highway controller configuration. The line signalling and message protocols are handled by dedicated bit-slice front-end processors (FEPs), using AMD 2901 four bit wide devices. These processors are connected to the serial highway cable via transceivers, and to the host processors by specialised Direct Memory Access (DMA) interfaces. The host processor controls the communications processor by means of a set of tables in an area of shared memory. All messages sent on the highway may be put into one of two categories:- control and information messages. The information messages may be further divided into two types; short messages and block messages.

### 2.2 Signalling Conventions

The line signalling is performed using a variant of Manchester Code known as Bifrequency Code. The signalling rate is $3 \mathrm{Mbits} / \mathrm{sec}$. The valid signals are shown in Figure 2.2a. There are also two signalling violations defined as part of the specification, one to signal End of Message (EOM) and the other to signal End of Invalid Message (EOIM). These violations are shown in Figure 2.2b. The signal levels are detailed in Figure 2.2c. Since the highway is a passive linear bus,


Figure 2.2b
these signal levels are subject to considerable degradation when a large number of units are connected, and/ or a long cable is used. The maximum level of degradation permitted is shown in Figure 2.2c. Error recovery is performed by the retransmission of incorrect messages.

### 2.3 Message Protocols

## 2.3:1 Control Messages

There are four types of control messages whose function is to maintain the poll and response scheme and to manage the error recovery system. The format of these messages may be seen in Figure 2.3:1a.

1) Permission to transmit (PTT): This message is issued by the highway controller and it gives a terminal specified by the DST field permission to use the highway.
2) Nothing to Transmit (NTT): This message is issued by a terminal in response to a PTT. The NAK field is used by the highway controller in the error recovery system.
3) Repeat Message (RM): This message is issued by the highway controller when a terminal unit indicates that a message has been missed. It takes the format of the class of information message of which it is a repeat, except that byte 2 is equal to byte 4.
4) Null Repeat Message (NRM): This message is issued by the highway controller when it is unable to obtain a valid response from a terminal, or when the controller does not have an error free copy of the message to retransmit.


Signal Levels at Transmitter

-0.3 Volts

Maximum Signal Degradation


Preamble -.

Control Message Formats

Figur ${ }^{2}$ 2,3:1a

## 2.3:2 Information Messages

These messages are used to pass information between the highway units. There are two classes of message, a data message and a block message.

1) Data Message: This may either be directed to a particular terminal unit, in which case it is termed a Point to Point Data Message, or it may be a Broadcast Data Message. The format of each type of message is shown in Figure 2.3:2a. In each case the length of the message may be in the range 2-31 words inclusive.
2) Block Message: A Block message transmission is made up of two types of messages, a Sub-Block Message and a Block Residue Message. The length of the former is 33 words, whilst the latter may be in the range 2-33 words inclusive.

## 2.3:3 Message Fields

The first byte of a message to be transmitted is defined to be byte 0 and subsequent bytes as byte 1 , byte 2 etc. The first bit of each byte is defined to be bit 0 . As can be seen in Figures 2.3:1a and 2.3:2a, there are several different fields within the messages. The function of each is as follows

1) Preamble: This is an optional series of ones which is used to obtain hardware synchronisation between transmitter and receiver.

Broadcast Message


Information Message Formats

Figure 2.3.2a
2) Start of Message: This field consists of two bytes (0 \& 1) which consist of fourteen ones and two zeros.
3) Error Check Field: The error check field occupies the last byte of every message and in a message of length ' $n$ ' is the modulo 256 sum of bytes 2 to $n$ inclusive.
4) Use Message Number (UMN)

Transmit Message Number (TMN)
Not Acknowledge (NAK)
These fields are used in the error recovery
scheme. The UMN is issued by the highway controller as part of any message transmitted by it. The TMN and NAK fields are issued by the terminal units.
5) Type Field (MTB): The type field is set by a transmitting unit, and allows selection by the receiving unit of the types of messages to be received. Messages with an unwanted type are discarded by the receiving unit.
6) Source Field (SRC): This field is set by the transmitting unit to the units highway number (in the range 0-63).
7) Destination Field (DST): This is set by the transmitting unit in a point to point transmission and causes the message to be discarded by all units apart from the one whose highway number matches the DST field.
8) Length Field : This field corresponds to the number of sixteen bit words in the message between byte 4 and the Error Check Field (exclusive).
9) End of Message (EOM), End of Invalid Message (EOIM) : These fields occur after the Error Check Field. The EOM is used after an otherwise valid message, whilst the EOIM is used after a message during the transmission of which some error occurred (such as buffer overrun/ underrun).

## 2.3:4 The Error Recovery System

Error recovery is performed by a system of error detection and retransmission of messages. All data messages are assigned a 'message number'. This number is assigned by the highway controller when it polls the terminals, and is held in the UMN field of the poll message. When the terminal responds to a poll from the controller with a data message, it inserts this number into the TMN field of the message. As terminals receive messages, they maintain a count of the highest TMN received in contiguous sequence. Any break in the sequence indicates the loss of a message. In this case, when the terminal responds to a controller poll, it responds with a 'nothing to transmit'. The controller will then be able to determine that the TMN sent by the terminal (contained within the NAK field) does not match its UMN, and the terminal therefore needs to have some messages repeated to it. The controller maintains a buffer of the 256 most recent messages it has received and is able to retransmit the message to the terminal from this store. The terminal should then respond with the correct TMN. A terminal unit which cannot be correctly updated will have the 'NAK
stuck' status flag set (section 2.9:2). Should the controller receive a message in error, it will repoll the terminal up to four times before it is locked out of the polling sequence with the 'NR' status bit set (section 2.9:2).

### 2.4 Front-End Processors

The block diagram of this circuit may be seen in Figure 2.4a. The processor is based on two four bit wide microprocessors (AMD2901s) [12,13]. These are very high speed bipolar microprocessors, of a type known as 'bit-slice'. They are designed in such a manner that they may be cascaded together in parallel to obtain the desired word length. In this system, the use of two of these parts gives a word length of eight bits. The block diagram of an AM2901 is shown in Figure 2.4b. It consists of a two port RAM, a high-speed ALU and associated shifting, decoding and multiplexing circuitry. It is controlled by means of an externally generated instruction word, which is nine bits wide. Three of these bits select the ALU source operands, three the desired ALU function and the remaining three the destination register.

This instruction field of nine bits is obtained from a microcode store, the full size of which is 512 words by 32 bits. The fields in a single microcode word are shown in Figure 2.4c. Additional fields are used to select external registers which may be either read (Field A) or write (Field B) registers, and to supply a constant input to the 2901 s when selected (Literal Field). The microcode store is addressed by a simple program counter which itself may be selected as an external write register by the 2901s, allowing unconditional branching. Conditional instruction skipping is implemented by using four of the microcode bits which select the desired 'skip flag', the state of which determines the subsequent state of the least significant microcode address bit.

There is also a FIFO buffer on the processor card. This is seen as an external register pair by the 2901s, a write only and a read only

2901 Board


Figure 2.4a ASH Communications Processor


Figure 2.4b.

## 2901 Microcode Format

PROMs


Figure 2.4c
register. The FIFO status flags are connected as skip flags to the skip logic. Also present on the processor card is a control signal decoder, accessed as an external write only register, which is used to supply control signals to various parts of the system.

The input to the FIFO buffer from the transceiver card is decoded from a bifrequency signal to a serial TTL compatible bit stream with the use of a decoding PROM. Initial synchronisation between the decoder and the received signal is achieved with a tracking phase locked loop. The output from the FIFO to the transciever is a bit stream which is encoded to a bifrequency signal on the transceiver board.

Also included in the encoding/ decoding/ buffering section of the processor board is a hardware interlock which restricts the maximum length of continous transmission to approximately 220us.

### 2.5 Transceiver

The transciever board contains two sets of transmitters and receivers to support a dual redundant highway system. It can be expanded to a triple redundant system by adding a third transciever on the board. Outgoing messages are transmitted on all cables, but messages are received on only one cable at a time. The cable to be used is selected from the processor board by the use of control signals and external registers.

The receiver is of the zero crossing detection type, and was designed to be tolerant of the type of signal degredation previously mentioned (Section 2.2). The transmitter encodes the serial bit stream from the FIFO buffers on the processor board into bifrequency code. It
should be noted that one of the control signals (C5) is used in order to send an EOM since this is a coding violation and would therefore be unobtainable by merely sending data to the FIFOs, as would happen during a normal transmission.

### 2.6 Host Interface

This board allows the 2901 processor card to read and write to the host computers memory. A write transfer is initiated by the 2901 writing two bytes of data, the most significant byte and then the least significant byte, onto latches on the interface board. These latches appear as external write only registers to the 2901s. A read transfer is initiated by the selection of a control flag (Cl) by the 2901 board. In each case, the address has been previously set up by the 2901 board. The address is written into counters on the interface board (which auto-increment after each transfer). The successful conclusion of a transfer can be detected by the 2901 board by monitoring the relevant 'skip' flags ( $53 \& 55$ ).

Additional control over the highway sub-system by the host processor is obtained either by writing to a memory-mapped control register on the interface board, or by using bus control lines (depending upon the method most suited to the host computer's architecture). The host computer controls the FEP with the aid of a set of latches in the interface. The first latch either enables or disables the FEPs ability to interrupt the host computer when it strobes its 't6' line. The second latch sets the start/stop skip flag to the FEP (54). The third control from the host performs a direct reset of the FEP by pulsing its 'RESET' line.

## 27 Microcode Cross Assembler and ASH Simulator

In order to program the front-end processors, a custom crossassembler was written [14]. This allowed the microcode instructions to be written in terms of user selectable register names (allowing greater program readability) and register operations. The output of this cross-assembler was a file of microcode suitable for programming the microcode store (in PROM). Samples of this microcode may be seen in Figure 2.7a.

Also, in order to test the correct operation of the microcode without resorting to repeated programming of PROMs, an ASH simulator was written [15]. This took as its input the file of assembled microcode previously mentioned, and by use of a comprehensive set of monitoring instructions, either a single or multi-step simulation of the entire ASH could be achieved. Whilst this did not allow any measure of the real time performance of the system, it did allow substantial debugging of the microcode at a lower level.

### 2.8 ASH Terminal Unit

## 2.8:1 Software Tables

Communication between the host computer and the front-end processor is maintained via a set of software tables. A PROM is included as a set of read only registers on the 2901 board preprogrammed with a set of system constants. In the case of the terminal units, only two constants are used, the terminals' Highway Number (in the range 1-63) and the address of the start of the primary table in the area of shared memory. The host computer must be pre-programmed with the address of this table. The format of the primary table may be

| 366 | B70 | 0809037010 |
| :---: | :---: | :---: |
| 367 | B71 | BAOO137010 |
| 368 | E80 | OACPO3T010 |
| 369 | RP1 | \&A00137010 |
| $3 \cdot 0$ | poc | 0709037011 |
| 371 | H91 | 0909037010 |
| :72 | HAO | 0064107030 |
| 7.3 | EA1 | OCCF 137010 |
| 374 | REO | EROO137015 |
| 375 | RH1 | 0000101030 |
| 776 | ECO | 002F30?130 |
| 37 | EC 1 | 0010007100 |
| 378 | HiN | 00FC104020 |
| 7.0 | F:11 | 000F101030 |
| 780 | HEO | HECO13:013 |
| 481 | \%F. ${ }^{\text {P }}$ | OOCO104030 |


| 382 | $8 F 0$ | 0032022130 |
| :--- | :--- | :--- |
| 383 | $F F 1$ | 2000005130 |
| 384 | $C 50$ | $000001113 F$ |
| 385 | $C 01$ | $C 000137010$ |
| 386 | $C 10$ | $C 30 C 337110$ |
| 387 | $C 11$ | $040014611 F$ |
| 383 | $C 20$ | 8800137011 |
| 300 | $C 21$ | 8900137011 |

nuldr:
nuldr:

rftan: a,lsext09/ repest
cntri: msarstertto
coritrl $=800$
\#everi
branch critr2 . sonr
1ss=04a
tempsoesdoto
$a=1 s d o+0+1$
msti $=0+1$ emfjecr
15di=0ta
pever.
brarich critry.sdriac
$t 0=0+$ ros.
1

/this ellows time pfter a refeat for the termirial tables to te
/haridled arid for necessary messase number updates
1
ofumri-nackri-1 / number of updates
$0=20+a$
a=0_a-1 , szero
branch wait2
posne[seal
$0=04$ arid flasl' szero/ no skif if null rpt
brarich nullir
branch rptas
1
/repeat seanence (sea)

1
$f$ entered efter e repeat from wait via entr
$/$ repeat seauerice must not be eritered ofter no response.
/ the value of "tries" should bllow time for software to clear a
$/$ buffer if thats why nak is stuck. if the no store is
$/$ broker, the rumber of tries will be used up and the terainal
/ will be locked out.
1
teven
$0=\$ 20$ and flasi szero / no skis if no response
branch ftabl
$0=\neq 1$ and flasi . szero/ no skip if in sea
branch tfitt1
flagletol ior fles1 / set in sea
onak $=0$ _riack.ri-1
rpt=triesto
branch tett.
1
/tint: message output (timtx)

1
/this is eritered from tatt wher the timtx availeble bit is set.
/
$a=c s / l e n s t h$
contrl $=\$ 00$
temfa=0timm, retainumn
umiri= $=00$
posn= $\mathrm{Ctint} \mathrm{\times 2}$
prarich starl
ever,
umn=0tteme9 / reset umn
word=\$05
$a=\$ 04$
flas3=flas3 ior o
brarich chff3
/
/after time is outrut
$/$
15a=\$0h
-sdi $=400$
$25 \mathrm{Ji}=00$
$\mathrm{o}=\mathrm{tet}$
flag3=flag3 aris a / clear time outpist flas
tever,
brarich tint:x , sfriac
/ delay to allow terminal to handle time mss
a=0tat1, szero
brarich timixa
branch Fatch?

Figure 2.7a
Samples of 2901 Microcode

Address

| In Interrupt Mask | No. of In Buffers |  | 0 |
| :---: | :---: | :---: | :---: |
| Input Position |  |  | 1 |
| Input Table Location |  |  | 2 |
| Out Interrupt Mask | No. of Out Buffers |  | 3 |
| Output Position |  |  | 4 |
| Output Table Location |  |  | 5 |
| Message Type Table |  |  | 6 $\vdots$ $\vdots$ 37 |
| Highway Number |  |  | 38 |
| Receive Error Counter |  |  | 39 |
| Data Starvation Counter |  |  | 40 |
| Retransmission Counter |  |  | 41 |
| Buffer Overflow Counter |  |  | 42 |
| In Data Available | In Transfer Fail | In Res. Length | 43 |
| In Block Source 44 |  |  |  |
| In Sub-Block Total | 1 $\quad$ In Sub-B | locks Recva. | 45 |
| In Block Start Address |  |  | 46 |
| Out Data Available | Out Block Error | Out Res. Length | 47 |
| Out Block Destination |  |  | 48 |
| Out Sub-Block Total | 1 $\quad$ Out Sub- | Btocks Tx'd | 49 |
| Out Block Start Address |  |  | 50 |

Figure 2.8:1a Terminal Primary Table
seen in Figure 2.8:1a. As can be seen, the locations and characteristics of all the other tables and terminal unit functions are held in the primary table. They are as follows:-

1) In Interrupt Mask: This mask is set by the host and is used by the front-end processor to determine whether to interrupt the host at input buffer wrap-around.
2) Number of In Buffers: This field is preset by the host (in the range 1-64) and sets the number of buffers in the input queue.
3) Input Position: This field is used by the front-end processor to indicate the location of the next free Input Buffer. It must not be altered by the host during normal operation.
4) Input Table Location: This field is preset to the word address of the start of the first Input Buffer by the host computer.
5) Out Interrupt Mask: This field is set by the host and is used by the FEP to determine whether to interrupt the host on output buffer wrap-around.
6) Number of Out Buffers: This field is preset by the host (in range 1-64)
7) Output Position: This field is maintained by the FEP and contains the index number of the next free output buffer. It must not be altered by the host.
8) Output Table Location: This is preset by the host to point to the start of the first output buffer.
9) Message Type Table: This field is set by the host to indicate to the FEP which message types it wishes to accept and which to reject. The field is 512 bits long ( 64 bytes), each bit corresponding to a particular message type.
10) Highway Number: This field is set by the FEP and corresponds to the highway number contained in its PROM.
11) Receive Error Counter: This field is maintained by the FEP and corresponds to the number of errors detected in incoming messages.
12) Data Starvation Counter: This field is maintained by the FEP and is incremented every time the FEP is unable to obtain data from/ transfer data to its host sufficiently rapidly to maintain input/output of a message.
13) Retransmission Counter: This field is maintained by the FEP and is incremented every time the highway controller requests a message repeat.
14) Buffer Overflow Counter: This field is maintained by the FEP and is incremented by one every time an overflow of input buffers occurs.

## Fields Relating to Block Transfer

15) In/Out Block Start Address: Preset by the host.
16) In/Out Sub-Block Total: Preset by the host to the number of 32 word sub-blocks expected to be transferred.
17) In/Out Residue Length: Preset by the host to indicate the expected number of words in the block residue message.
18) In Block Source: Preset by the host to indicate the terminal node from which the transfer is expected.
19) Out Block Destination: Preset by the host to indicate the destination of the block transfer.
20) In Sub Blocks Received: Set by the FEP to the number of Sub Blocks actually received.
21) In Transfer Fail: Set by the FEP to 127 if the transfer fails for any reason.
22) In Data Available: This field is set to zero by the host when it has preset all of the other fields relating to the block transfer to indicate that the transfer may go ahead. It may not subsequently be updated by the host until it has been set to one by the FEP to indicate that the transfer has been completed.
23) Out Sub Blocks Transmitted: This field is maintained by the FEP to indicate the number of sub blocks actually transmitted.
24) Out Block Error: This field is set to 127 by the FEP if the Out Residue Length is greater than 32 (i.e. an error has occurred).
25) Out Block Available: This field is set to one by the host when it has preset all of the other relevant fields. It may not susbsequently by altered by the host until it has been set to zero by the FEP to indicate the conclusion of the transfer.

## In and Out Table

These two tables have a similar structure which can be seen in Figure 2.8:1b. The 'Source' field has the same use and meaning as byte 5 (SRC) of an information message. The 'Destination' field has the same meaning as byte 6 of an information message. The 'Message Type' field is equivalent to the MTB (byte 7) together with the MTB extension bit (byte 8 bit 0 ) of a broadcast message. 'Buffer Length' when non-zero, indicates that the buffer contains valid information. When the information is either sent by the FEP (output buffer) or processed by the host (input buffer) this field should be set to zero to indicate that the buffer is free. The data area takes up the remainder of the buffer as determined from the Buffer Length field.


In Table Format


Out Table Format

Figure 2.8.1b

## 2.8:2 Host Control of ASH Terminal Unit

There are three additional controls from the host computer to the host processor not included in the tables. They are provided by using some form of programmed output instruction. These are reset, start/ stop and interrupt enable/disable. To perform an orderly starup of the ASH terminal unit, the host must first reset the unit. The ASH will now be awaiting commands. Next the host must tell the ASH to 'stop'. The host computer should then set up the primary and secondary tables, and then start the ASH unit. Subsequently all communication is via the software tables. To send a message, the host computer must determine the location of the next free output buffer. It then sets up all of the fields in this buffer, with the buffer length field being set up last, as this is the indication to the FEP that the buffer is complete and ready to be sent. When it has been sent the FEP will clear the buffer length field.

Message reception is transparent to the host computer, all it must do is to check the input buffers for a buffer with a non-zero buffer length field, indicating that a valid message has been received. It must then clear the message length field (after having copied the message elsewhere) to indicate that the buffer is again available.

Block message transmission is more complex, and requires a higher level of intervention by the host computers. The Block Receive fields in the destination unit must also be correctly set up before the transfer can go ahead. Therefore information about the impending block transfer must be exchanged between the transmitting and receiving units before the transfer can go ahead. This exchange is user dependant, the only constraints being that the number of Sub Blocks and Block Residue Fields set up in the tables of both the transmitting and the receiving units are identical.

### 2.9 Highway Controller Unit

## 2.9:1 Software Tables

In the highway controller communication between the front-end processor and its host is via a set of software tables [16]. The address of the 'primary table' is known to both, it being preprogrammed into the FEPs on-board PROM. In addition, there are four secondary tables, whose addresses must be set up by the host computer. These tables are as follows:-

1) Polling Table. This table, of length 64 bytes, is the list of terminals which the highway controller is to poll. The 'Pointer to the Polling Table' (primary table address two) may only be altered by the host when the FEP is halted.
2) Buffer Store. The pointer to this table is held in primary table address three, and is set up by the host computer prior to activation of the FEP. Any subsequent alteration will be ignored by the FEP. The 'Buffer Store' consists of 256 contiguous buffers each of length 34 words. It is used as a circular buffer which contains the last 256 transmitted information messages.
3) Size Store. The pointer to this table is held in primary table address four. Again, it is set up by the host computer prior to initial activation of the FEP and any subsequent alteration will be ignored. The store consists of 256 words, and is used by the FEP as a record of the length of the messages held in the buffer store.
4) Status Table. The pointer to this table is held in primary table
address five, and is set up by the host computer prior to activation of the FEP. Any subsequent alteration will be ignored. The status table is maintained by the FEP as a record of the status of each terminal which is being polled. The table is 64 words in length.

The format of the primary table can be seen in Figure 2.9:1a. In addition to the four pointers detailed above, there are several other fields in the primary table, whose function is as follows:-

1) Controller Terminal Unit Status Word (CTUSW). Primary table address zero. This field contains bits which are set to indicate the current status of the highway controller.
a) Bit zero is set to one when the FEP has been stopped by a channel control command (Section 2.9:2), and is cleared to zero when the controller is restarted.
b) Bit one is set to one when the controller is active and to zero when it is passive (Section 2.10).
c) Bit two is set to one when the controller has overridden a 'Go Passive' command (Section 2.9:2), and cleared within 20 milliseconds of the 'Go Passive' command being cleared, or when the unit does go passive.
d) Bit three is set to one if the controller is active and detects contention for control of the highway (Section 2.10). It is cleared when the controller next assumes active status.

| Controller Terminal Unit Status Word |  |
| :--- | :--- |
| Controller Terminal Unit Control Word | 0 |
| Pointer to Polling Table | 2 |
| Pointer to Buffer Store | 3 |
| Pointer to Size Store | 6 |
| Pointer to Status Table | 5 |
| Self Test Scratchpad | 6 |
|  | 7 |
| Receive Error Counter | 8 |
| Repeat Counter | 10 |
| Null Repeat Counter | 11 |
| Out Time Available | 12 |
|  |  |
| Out Time | 17 |
|  | 18 |
| In Time Available |  |

Figure 2.9:1a
Controller Primary Table
e) Bits eight to fifteen inclusive are set if the FEP detects a failure of the interface to the host computer.
2) Controller Terminal Unit Control Word (CTUCW). Primary table address one. This field is used by the host computer to control the activities of the FEP, in addition to the channel control commands normally used (Section 2.9).
a) When bit zero is set to one an active controller will assume the passive state (A Go Passive command).
b) Bits two and three are used by the host to select the highway cables on which the controller transmits. If the field is set to zero the controller will transmit on all cables. If the field is set to one, two or three, the controller shall transmit on only the selected cable.(n.b in the current implementation, only cables one and two àre fitted, selection of cable three causes the controller to cease transmission on either cable).
3) Monitoring Counters. These are contained in primary table addresses eight to ten.
a) Receive Error Counter. Primary table address eight. This counter is incremented when an error is detected in a received message.
b) Repeat Counter. Primary table address nine. This field is incremented when the controller sends a repeat message.
c) Null Repeat Counter. Primary table address ten. This field is incremented. when the controller sends a Null Repeat Message.
4) Time Fields. These fields are held in primary table addresses eleven to twenty-two. The time fields are sent by the currently active controller, and provide the complete time including year, month, day, hour, minute, second, tenths of seconds and one hundredths of seconds fields. The 'In Time' fields are used when the controller is passive to store any time message received from the active highway controller, while the 'Out Time' fields are used by the host processor to send a time message onto the highway when the controller is active.
a)Out Time Available. Bit fifteen, primary table address eleven. This field is set to one by the host computer of an active controller to indicate that the contents of the Out Time Fields are ready to be transmitted. It is cleared to zero by the FEP after the time message has been sent.
b) Out Time. Primary table addresses eleven to sixteen. This field is set by the host computer, the format of the complete field is shown in Figure 2.9:1b.
c)In Time Available.Bit fifteen, primary table address seventeen. This field is set by a passive controller after it has received a time message, and has updated the 'In Time' fields. The host may clear 'In Time Available' if it wishes to receive another 'In Time'.
d) In Time. Primary table address eighteen to twenty-two. The format of this field is also shown in Figure 2.9:1b.

|  |  | Time Available |  | Time Interrupt Mask |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Minutes | Seconds | Tenths |  |  |  |  |
|  | Months | Days | Hours |  |  |  |
| Synch. $1 / 100^{\text {ths }}$ | Years |  |  |  |  |  |
| Synch 1/0 ths |  |  |  |  |  |  |
| 15 | 111 | 9 | 5 | 6 |  |  |

Format of in/Out . Time Fields

### 2.9.2 Host Control of Highway Controller Unit

The host computer has control of the controller unit (and therefore the operation of the highway) at three distinct levels. Firstly, it may use the channel control system to start, stop and reset the controller. Secondly, it may use the CTUCW to issue a 'Go Passive' command, or to change the cable used. Lastly, it may alter the tables, but this last control method must be used with caution, as an incorrect alteration can bring the controller, and possibly the entire highway, to a standstill.

The first type of control is used when the FEP is originally switched on. The hardware of the interface card assures that the FEP will be in its halted state immediately after the power is switched on. The tables must be set up by the host computer, and then the FEP may be started using the channel control system. The second control method may be used by the host at any time, and affects the operation of the highway as a whole. The last method of control may be used to add terminals to the polling table, or take them out of the polling table or reset terminals which have been locked out of the polling sequence. This lockout occurs under conditions detailed in section 2.3:3. The status of each terminal may be determined from the relevant status table entry. Each status table entry has several fields (Figure 2.9:2a) they are as follows:-
a) Information Message Monitor. Bits 0 to 7. This field is incremented by one for every information message sent by the terminal, and decremented by sixteen for each NTT message sent.
b) Error Monitor. Bits 8 to 13. This field is incremented by sixteen for each message received which included an error and decremented by


## Controller Status Table Entry

Figure 2.9:2a
one for each error free message received.
c) Not Acknowledge Stuck. Bit 14. This bit is set if after four attempts a terminal still does not acknowledge receipt of the repeated message.
d) Terminal Not Responding. Bit 15. This bit is set if after four attempts, a reponse cannot be obtained.

If either bits fourteen or fifteen of the status word for a particular terminal are set, the FEP will stop polling the terminal unit. In this circumstance the terminal unit in question is said to be 'locked-out'. If a terminal has been locked out of the polling sequence, or is to be started up initially, it will be out of synchronisation with the rest of the highway. In order to reset a terminal in these circumstances, the controller must send it a reset message, and then recommence normal polling. The decision to send a reset message must be made by the host computer, based on either the status of a terminal as determined from the status table (i.e. locked out, NAK stuck or running) or by external operator intervention (i.e. adding terminals to the polling table). In order to send a reset message, bit fifteen of the relevant polling table entry must be set, and then cleared to return the polling sequence to normal. This obviously involves changes to the polling table. Changes may not be made to a polling table which is currently being used by the $F E P$, so they must be made as follows:-

1) Set up a new polling table at a different address to the current one, with the necessary alterations (additional terminals, reset bits set, etc.).
2) Set the channel control to 'Stop'.
3) Wait for the CTUSW stop bit to be set, indicating that the controller has finished a pass of the current polling table.
4) Change the polling table pointer (primary table address two) to point to the new polling table.
5) Set the channel control to 'Go'.

In order to satisfy the timing restrictions concerned with the takeover of an inactive highway by a previously passive controller (Section 2.10:2) the time between the controller setting the CTUSW stop bit, and the host setting the channel control to 'go' must be no more than fifty microseconds.

Thus to reset a terminal, this procedure must be performed twice, once to cause the controller to issue the reset message, and again to return polling to normal.

### 2.10 ASH Configuration <br> 2.10:1 Single Controller/ Twin Highway Cables

The configuration shown in Figure 2.10:1a can include up to sixty-four terminals and one highway controller. These units are connected to a pair of twin screened cables which may each be up to three hundred metres in length. The pair of cables provide dual redundancy of the cabling where all units (apart from the controller, see Section 2.9:1) transmit on both cables and receive on one. The cable which is used for reception is decided by the FEP in each unit, on the basis of the cable with the highest number of error free messages received. The $A S H$ was designed in an attempt to maximise the reliability of a network system and to minimise the possibility of overall system failure due to the failure of a single unit. Thus this particular configuration is not a good design since the failure of the highway controller can cause total system failure. The reliability of the system may be significantly increased by the inclusion of multiple controllers. In principle the scheme used for twin cable redundancy can easily be extended to include a greater number of redundant cables.

### 2.10:2 Twin Controller/ Twin Highway Cables

The configuration shown in Figure 2.10:2a is the one normally used at A.S.W.E. It is similar to that detailed in section 2.10:1, however there may only be up to sixty-three terminals and there are two controllers. In normal highway operation there will be one active and one passive controller. An active controller is one which is


Single Controller-Multiple Cable
Figure 2.10.1a


Figure 2.10:2a
running as normal, while a passive controller is one which is running but is merely performing checks on the operation of the highway so that it is able to take over control should it become necessary.

The two controllers operate in what may be likened to a Carrier Sense system. If the passive controller detects a lack of any activity on either highway for 3 milliseconds it attempts to take over control of the highway. If an active controller detects any activity on the highway within the five milliseconds before the start of transmission it will assume a passive status. The active controller polls the passive one (Highway Number zero) and the passive terminal responds with an NTT message. The active highway controller cannot lock the passive one out of the polling sequence for any reason. If at any time an active controller detects contention for the highway (as a result of inspecting the highway immediately prior to outputting a message) it will change cables and wait for approximately ten to fifteen microseconds. If this second highway is still active, the controller will record a contention by setting the CTUSW contention bit (Bit 3) and assume a passive state. When a previously passive controller assumes control of the highway system, it must first reset all of the terminal units. It does this because it is almost impossible to maintain a complete duplicate of the status and message information held within the previously active contoller, and without this information it is impossible to restart the polling and error recovery system where the other left off. Using this method, the only major loss is of the message backup store which implies that should one of the terminals have 'lost' a message and have been awaiting a retransmission, this message will be permananently lost.

### 2.10:3 Cable Configuration

Due to the inherent problems of obtaining a reliable ' $T$ ' connection to a screened twisted pair, the actual conifuration of the ASH is as detailed in Figure 2.10:3a. The highway cabling is split at each terminal unit, or highway controller, and the ' $T$ ' connection is formed internally.

In addition to the ' $T$ ' configurations previously described, the specifications include details for a 'Spur Connection' which is as yet not implemented. This will consist of an active repeater which will act as a gateway between two serial highways, each up to 300 metres in length. This configuration is illustrated in Figure 2.10:3b.

### 2.11 Conclusion

The ASH has been designed with two principle aims, firstly that the system should be as reliable as possible and secondly that the host processor should have as little processing to do as possible in order to send messages on the highway. These have been satisfied by the provision of multiply redundant system elements such as cables and controllers, and by the choice of a memory table driven FEP/ host software interface. In addition, by careful choice of FEP hardware interface design it was possible to allow the units to be interfaced to a wide variety of computers with a minimum of hardware changes.


Figure 2.10:3a Actual ASH Configuration


Figure 2.10:3b
Spur ASH Configuration

## Chapter 3

## Computer Systems

### 3.1 Introduction

In the course of this research it was necessary to use a selection of different computer systems. Initially, a DEC PDP11/34 minicomputer was used to implement some high level support software. The machine was a Durham Computer Department general purpose machine, and operated with the UNIX operating system, which was written by Bell Laboratories in the U.S.A. It was necessary to implement certain programs on this machine which had previously been in use on a Ferranti Argus 7005 minicomputer at A.S.W.E. In order to install this software it was necessary to first implement a Coral compiler on the DEC machine, since the great majority of Military software is written in Coral, and these packages were no exception.

In the course of writing software support for the Motorola MC68000 microprocessor, which was the principle microprocessor used in this project, a cross-assembler was produced on a Data General NOVA-3 which operated under RDOS. This machine was chosen for the task, in preference to the DEC, because it was more readily accessible and was used less. Also used in the development of the MC68000 software was a Motorola MC6809 development system using the SSB (Smoke Signal Broadcasting) DOS69 operating system. This was used to a greater extent as the project progressed as all of the software written in SIXTH for the MC68000s (Chapter 4) was written and edited on this system.

### 3.2 The DEC PDPII/34 and UNIX

Durham University Computing Department owns a DEC PDP11/34 which it maintains as a general service machine. It comprises a fully expanded system with 256 kbytes of memory, two 5Mbyte front loading disk units (RK05), a single 10Mbyte top-loader, a dual eight inch floppy disk unit, a lineprinter, and approximately ten VDUs. It runs under UNIX version six [17], which was until recently the newest of Bell Laboratories UNIX operating systems (version seven is now available). UNIX is a user friendly operating system which has been long favoured in universities and has recently been more widely accepted. It offers programmers very easy software accessibility to system devices and files, and since most of the system software is written in a high level language known as ' $c$ ', it is considerably easier to understand than most other operating systems (which are normally written in assembler) making it ideal for teaching. It was decided that this machine should be used, firstly due to the ease of access, and secondly due to the ease of programming for file and device input/ output, since it was known from an early stage that it would be necessary to write such software.

## 3.2:l The Implementation of BCPL and CORAL

As has been explained, due to the fact that the majority of Military software is written in Coral, it was necessary to install a Coral compiler at Durham. It was not possible to obtain a Coral compiler to run under the Unix operating system, so a more indirect method had to be followed.

A version of Coral [18,19], written in BCPL, and a BCPL compiler, were available. The BCPL compiler and the Coral compiler were designed to run under RTll (DECs standard single user operating system for the PDPll series), but a careful comparison of UNIX and RTll showed that the main differences between them lay in the input/ output (I/O) system and in the assembler language used. However, UNIX already had an RTll MACRO assembler [20] installed (MACRO is the standard RTll assembler language) so it was only necessary to alter the $1 / O$ routines in order to transport the BCPL compiler to UNIX. This was because an assembler version of the BCPL compiler had been obtained, comprising the sections detailed in Figure 3.2:1a. The only operating system dependant section was the I/O section which was the compiler to operating system interface. It handled file and device I/O and memory allocation, and was identical to the one used in the Coral compiler. This assembler version of the BCPL compiler was a simple version, with just enough complexity to allow compilation of the version of BCPL written in BCPL. When this second, more complex version had been compiled, it was then possible to use this new compiler to compile the Coral compiler. This process is known as bootstrapping.

The difference between the two operating systems is the level at which the user interfaces to devices. In the case of UNIX, a device is handled in a similar manner to a file, whilst in the case of RTIl, a device must be handled in a completely different manner, leading to a much more complex I/O system for the BCPL and CORAL compilers under RTll.

In the absence of any formalised test suite for the BCPL compiler, it was felt that a program of the complexity of the CORAL compiler would be a sufficient operational test. Similarly, the software packages written in CORAL and transported from the A.S.W.E. Ferranti

Syntactical \begin{tabular}{c}
Intermediate <br>
Code <br>
Lexical <br>
Generator <br>
Checker <br>
(COSYN)

$\quad$

MACRO Code <br>
Generator
\end{tabular}

| Run- Time |
| :---: |
| Support |

(COTAN)
(COCO)


Figure 3.2:1a BCPL Compiler

Argus running CORAL were decided to be a sufficient operational test of the CORAL compiler.

## 3.2:2 ASH Software Packages

A.S.W.E. had commissioned the writing of two extensive software support packages for the development of the ASH software. The first was a cross-assembler for the microcode for the FEPs [14], and the second was a simulator [15] for the entire highway which was used to test the microcode before its installation in the actual system.

The cross-assembler was a two pass assembler which accepted as input a file of text and produced as output a binary file in a format suitable to be used to program a PROM programmer for the microcode PROMs, and a text file which contained a full assembler listing. The input file contained lines of instructions, each one of which corresponded to a word of microcode. Thus the maximum program length was 512 instructions, corresponding to the full depth of the microcode store. The hardware configuration of the FEPs, as detailed in section 2.4, includes sixteen internal ALU registers (named r0-F), sixteen external read-only registers (named f0-F), and sixteen external write-only registers (named t0-F). These registers may be assigned names using the assembler. This greatly increases the source program readability. The possible combinations of source, destination and internal registers with ALU instructions, are defined by the hardware design, and the program is checked against the allowable combinations by the cross-assembler. The combinations are detailed in Cambridge Consultants cross-assembler manual [14].
At ASWE this program was compiled in one section.

Unfortunately, owing to the inherent limitations of a DEC PDP11/34 and UNIX, the maximum size of a user program is limited to approximately 48kbytes of machine code. Due to the design of the CORAL compiler, the maximum size of a CORAL program which could be compiled in a single segment was approximately four hundred lines. This meant that the cross-assembler had to be segmented into three parts to allow it to be compiled. After this stage had been succesfully accomplished, the compiled program was linked with its run-time package (the same one as was used by the compilers) to produce the complete assembler.

The ASH simulator is a very much more complex program. It allows complete simulation of the operation of the highway system. As an input it accepted the file of microcode produced by the crossassembler, and a list of the allocation of external ALU registers (i.e. 'FIFO read' register equals f 6 , 'skip if FIFO full' equals sD etc) representing the actual hardware configuration. Then, the configuration of the highway, i.e the number of terminals and controllers was input. Lastly, a set of monitor points were entered, which governed which simulated registers were printed out during the monitoring. Now the simulation could be started. The program simulated the exact function of the bit slice processors and all of the hardware, with the proviso that messages transmitted from a terminal or controller were merely 'injected' into the simulated FIFOs at all of the other units, i.e. the physical medium of the highway cabling and its transceivers was not simulated. It was possible either to simulate the highway operation in single step mode- corresponding to the execution of a single microcode word in each unit, or in run mode, where execution continued for a preset maximum number of micracode instructions. Alternatively, by using a comprehensive break point monitor, it was possible to cause a break from the run mode into
normal monitoring mode at the occurrence of any condition which had previously been selected as a break point (or any combination of multiple conditions). A full macro-executive allowed complicated break, monitor and restart functions to be established.

Due to the extreme complexity of this program, and the fact that it was simulating several highway units at the same time, it was extremely slow when in operation (a simulation of approximately 100 microseconds of highway activity could take as much as half an hour). Also, the program was very large, and in order to compile it under the CORAL on the PDP11/34 it was necessary to segment it into eleven parts. In addition, much of the monitoring section of the program had to be rewritten to compensate for the difference between the Ferranti single user operating system, and UNIX. This was due to the fact that on the Ferranti machine the monitoring was performed on a printer which was used only for that purpose, whilst this was not possible under UNIX because the printer was a shared resource. To compensate for this, a spooling program was included which saved the output for later printing, and the monitoring could also be performed on the VDU.

### 3.3 The Data General Nova 3 and RDOS

The Department of Applied Physics owns a Nova-3 which runs RDOSthe standard Data General single user operating system [21,22]. Its configuration is as follows:- Nova-3 CPU, 64kbytes memory, 10Mbyte top loading disk unit, VDU, printer and twin eight inch floppy disk unit. RDOS supports a BASIC interpreter, PASCAL compiler and a Nova-3 assembler, as well as a SIXTH interpreter/compiler which was written at Durham.

This machine was used to write a cross-assembler for the Motorola MC68000, because it was initially impossible to obtain one from Motorola which would be suitable for use at Durham. The crossassembler was written in Nova assembler, and did not include all of the assembler language options possible with the MC68000 due to the extreme complexity of the assembler program that would be necessary. Instead, a simple assembler was produced, to which additional assembler instructions were added when needed.

### 3.4 The Motorola MC6809 Development System

The Motorola MC6809 [23] is one of the most advanced of the eight bit microprocessors currently available. It is similar in architecture to the earlier MC6800, however it offers the major advantage of a much enlarged instruction set and an additional stack pointer. The additions to the instruction set consist of several new addressing modes, including indirect addressing, which greatly increases the programming flexibility available to the user.

The development system used at Durham University is based around a SWTPc (South-west Technical Products Corp.) CPU board which
is housed in an MSI (Midwest Scientific Instruments) chassis [24]. It includes 48kbytes of RAM, a debug monitor (MONO9), three serial ports and a triple five inch floppy disk drive unit with disk controller. The system runs under the operating system DOS69 [25], which is produced by SSB (Smoke Signal Broadcasting). This operating system offers all of the basic disk file utilities and a resident assembler and BASIC interpreter. It is an update of the earlier DOS68, written by SSB for the MC6800, and most of it was merely reassembled into MC6809 machine code from the original MC6800 assembler language source, since the MC6800 assembler mnemonics are a subset of those used on the MC6809. This shortcut taken by SSB to obtain an operating system for the MC6809 means that it is no more efficient than the earlier MC6800 version, since it does not take advantage of the additional facilities offered by the MC6809.

The development system has many additional unused connections, both to the main synchronous bus (SS-50C), and to a memory mapped I/O section (SS-30 bus). This allows the speedy addition of user built boards to the system.

### 3.5 The Motorola MC68000 Single Board Computer

Motorola produces a single board computer, the MEX68KDM [26] a diagram of which can be seen in Figure 3.5a. This microcomputer has an MC68000 as the processor, and many additional components enabling the board to be used in a wide variety of applications.

The MC68000 is Motorola's sixteen bit microprocessor [27,28]. Externally, it has twenty four address lines, sixteen data lines, and control lines for asynchronous and synchronous bus interfaces. Internally, it has a thirty-two bit architecture, in that it has seven


Figure 3.5a MEX68KDM Block Diagram
data registers, seven address registers and two stack pointers, all of which are thirty-two bits in length. The interrupt system is a multilevel one, having seven different priorities, selected by the use of three interrupt line connections to the processor. All but the highest priority interrupt may be masked out by the use of the appropriate instruction. The MC68000 also includes a bus arbitration section, which allows it to be used in multiprocessor systems with a shared bus. The design of the component allows it to be easily interfaced to all of the MC6800 family of peripheral chips [29], which only have an eight bit data bus, as well as the MC68000 family of peripherals which have a sixteen bit data bus (very few of these new peripheral chips are yet available).

The single board computer also includes 32 Kbytes of dynamic RAM, two parallel ports (MC6821), two serial ports (MC6850), a programmable timer (MC6840), a very powerful debug monitor called MACSBUG (held in four l6kbit EPROMS) and additional sockets for a further four EPROMS (which may be 16,32 or 64 kbit devices). The monitor provides a full trace/ debug facility for user programs, using the 'trace' mode which is designed into the MC68000 chip. In addition it allows programs to be loaded into RAM using 'S-record' format from an external device via one of the serial ports. Motorola have defined the format of 'Srecords' and these are used extensively to allow the serial transfer of data. Initially they were used in paper tape systems as they incorporate parity checks and record length checks.

In addition, the board is provided with external connections (via edge connectors) for the two parallel ports, the programmable timer inputs, two sets of RS-232 serial connections, and a full set of synchronous bus signals designed to be compatible with the EXORCISER development system (Motorola's MC6800 development system). Lastly, the
board also has external asynchronous bus connections, allowing an external device to gain access to the on-board memory/ peripherals, or for the MC68000 to gain a similar access to an external devices memory/ peripherals.

## 3.5:1 An Upgrade of the On-Board Memory

Although the MC68000 single board computer already included a RAM area of 32 kbytes , it was found (section 5.2) to be necessary to expand this RAM area for certain applications. The normal method advocated by Motorola was to plug the MC68000 board into an EXORCISER chassis and plug in standard Motorola RAM modules as needed. However, a closer examination of the circuitry of the MC68000 board showed that with a very few hardware alterations it was possible to upgrade the board to l28kbytes of RAM (Appendix B). This was possible due to the similarity between 64Kbit RAM chips and l6Kbit RAM chips. The pinout of these chips can be seen in Figure 3.5:la. The 64Kbit component has an additional address line, and has only a single supply rail, in contrast with the twin supply rails used on the l6Kbit device. This meant that the memory could be upgraded by merely adding a two-intoone multiplexor, and rewiring the supplies. Extensive testing of the expanded memory, using a psuedo-random memory test routine, showed it to function correctly.

In addition to the RAM expansion, by reprogramming the MACSBUG monitor into two 32Kbit EPROMs, space was made available for up to 24 Kbytes of user program in EPROM. This was necessary due to the requirement (sections $5.1,6.1$ ) that the user programs should be held in non-volatile storage to allow an ordered program restart after a power failure.


16Kbit RAM
(MCM4116)
(HML864)

### 3.6 Additional Peripherals and Software

In addition to the computer systems already mentioned there were many additional pieces of equipment and software used, the most important of which are detailed below.

## 3.6:1 Pro-Log PROM Programmer

Many different types of programmable memories were used throughout the project. Firstly, in the FEP there were three different types of fusible link PROMs. In addition, on the MC68000 board, three different types of EPROM, and another type of fusible link PROM were used. This meant that it was necessary to use a 'multi-function' PROM programmer. This type of programmer is able to program a wide variety of different devices either by the use of multiple driving programs stored internally, or by the selection by the user of the correct 'pinout module' and 'configuration module' ( this last was merely a PROM which held the correct driving program to be able to program the desired type of PROM). The first type of programmer is very expensive, and on this basis it was decided to purchase the second type. A ProLog M920 programmer was purchased, along with two 'Generic Family Modules', four 'pinout modules' and five 'configuration modules'. This enabled any one of the seven PROMs/ EPROMs to be programmed, and many others in addition. The programmer could either be connected to a teletype/ VDU via a serial link, or to a computer system via a parallel link.

For reasons of speed, it was decided to connect the programmer to the MC6809 development system via the parallel link and a parallel port on the development system. This port was in the form of a MC6821 PIA (Parallel Interface Adaptor) plugged into the I/O area mentioned
in section 3.4.
A program was then written in assembler to control the programmer. A listing can be seen in Appendix A. This could be used to program the PROM with a microcode program already loaded into memory (by the operating system) and was also able to load the microcode programs into memory itself and subsequently to program the PROMs. Lastly, it was possible to use a 'modify' mode to perform a single location read or write into the PROM.

## 3.6:2 Computer Communications Software

To allow microcode which had been assembled on the DEC PDP11/34 to be programmed into the fusible link PROMs on the MC6809 system, it was necessary to write programs to allow communication between the two computers. They were separated by some considerable distance and the connection used between them was a 25 mA current loop. The communications software composed the data to be transmitted into blocks of a preset length and included an error check. field as part of the message to be transmitted. On reception at the MC6809 system, the message was checked for errors (by using the error check field) and if any error was detected the message was retransmitted by the DEC system.

A similar communications package was written for the transfer of data between the NOVA-3 and the MC6809. This allowed MC68000 programs which had been written and assembled on the NOVA-3 to be transferred to floppy disk on the MC6809, and subsequently either to be programmed into EPROM or down line loaded into the MC68000 boards. The program used on the MC6809 system was nearly identical in each
case, the only difference being in the commands which had to be sent to the 'other end' of the communication link. The function of the programs on the PDP and NOVA was identical, however the DEC program was written in ' $c$ ' and the NOVA program in assembler.

### 3.7 DMA Interface

As detailed in section 2.6 communication between the host computer and the FEP was by means of a specialised interface. This provided for communication on two levels. Firstly a high speed DMA interface, and secondly an interface by which the host could control the FEP using some form of programmed output. At the start of this project, a version of the interface had been designed for a Ferranti Argus, a Locus 16 and a Konsberg S500. It was necessary to design a new interface for any other computer used at Durham. The first design produced was for a Motorola MC68000 interface. The circuit diagram can be seen in Appendix $C$. The new interface design differed from the original ASWE designs because it used more LSI parts, as these were not available at the time the ASWE interfaces were designed. This resulted in a decreased chip count and therefore a smaller overall size. The DMA section of this interface was designed to satisfy the timing requirements of both the MC68000 processor and of the FEP, as set down in their relevant specifications. Unfortunately, these specifications proved to differ from the actual physical attributes of the processors, and considerable time was taken in attempting to debug this interface. It makes use of the bus arbitration section of the MC68000 processor by requesting access to the asynchronous bus on the MC68000 board when the FEP indicates that it wishes to perform a
memory transfer. This causes the MC68000 to halt at the end of the bus cycle currently being executed, and to pass control to the interface. The interface then completes the FEP's transfer and returns control to the MC68000.

The program control section of the interface is accomplished by partially decoding the address bus of the MC68000. If a write operation by the MC68000 is detected to an address preset by a set of switches on the interface, then the data being written to the address is decoded and latched to obtain the control signals for the FEP board. The signals are specified in section 2.6.

### 3.8 Conclusion

Several different computer systems were used, each for the task to which it was best suited, or most readily available. The DEC PDP11/34 was used primarily for 'high-level' program development, whilst the Nova-3 was used because access to it was virtually without restriction. The Nova-3 was used only to write assembler programs for the MC68000 system. The MC6809 development system was used for a wide variety of purposes:- to write SIXTH programs for the MC68000, to drive the PROM programmer, and as a monitor station and bulk storage unit (section 6.2:1). Lastly, the MC68000 was the workhorse of the project, being used in all of the ASH units built at Durham. In certain applications, its normal quota of 32Kbytes of on-board RAM was expanded to 128 K bytes. The design of the board gave great ease of interfacing to external sytems, either under programmed I/O via parallel or serial ports, or under DMA control via a synchronous or asynchronous bus. An asynchronous interface was designed to connect the MC68000 boards to the ASH front end processors.

# Chapter 4 <br> SIXT́ㅜ 

### 4.1 Introduction

FORTH was written by C.H. Moore at Palo Alto Laboratory [30,31] to run on a DEC PDP 8. It was designed to allow a large number of tasks to be simultaneously memory resident. At the time at which it was written, memory was very expensive and the PDP 8 had only 12k words of RAM. FORTH optimised its use of memory at the expense of execution speed, to gain maximum possible resource utilisation. The PDP 8 was used to control and monitor a radio telescope. FORTH creates an environment in which complex interface driving software can be easily debugged and tested and so was well suited to that application.

SIXTH is a second generation FORTH which was designed at Durham University specifically for use with modern microcomputer systems. In these systems, memory is readily and cheaply available, as are a wide variety of microcomputer systems, and SIXTH has therefore been optimised for ease of implementation and transportation, rather than for super-efficient memory use. The SIXTH used on the MC68000 systems was specifically designed and written for this research project. Similar SIXTH systems have been written for a number of different systems, both minicomputer and microcomputer based.

### 4.2 SIXTH Design Philosophy

SIXTH is a stack based language. This gives rise to a notation throughout the system which is primarily 'backwards'. This includes reverse Polish notation for arithmetic functions. In addition, language constructs which are used in other languages (such as IF... THEN... ELSE.... ) appear in slightly strange format (i.e IF... ELSE.... THEN... ).

The system uses SIXTH language words, which are known as definitions. These are held as a 'linked list' in memory. This list is known as the dictionary. Each definition is preceded by a header whose format is shown in Figure 4.2a. It consists; the name of the definition as a string truncated to the first four characters, the total length of the name string and a link address to the previous definition heading. The operating system maintains a pointer to the last definition in the dictionary. To search for a definition in the list, it is searched backwards by starting at the last definition (to which the system holds a pointer). If this is not the desired definition, the pointer to the next one is extracted from its header and the previous definition is then checked. This will continue until the last definition in the linked list (which is the first routine defined in the kernel) is reached. This last definition has its link address pointer set to zero. SIXTH recognises this as being the last definition, and if this stage is reached it implies that the definition was not in the dictionary. SIXTH normally operates from a VDU in interpretative mode. Alternatively it may operate from a file held on some bulk storage medium to 'RELOAD' large sections of program which would be too laborious to retype from the VDU.

In its interpretive mode, character entry is handled on a line-byline basis by a buffer routine which also provides keyboard handling (i.e. backspace, prompts etc.). The line is parsed into character strings separated by spaces and terminated by a carriage return. SIXTH then attempts to interpret these strings as either numbers or previously defined SIXTH routines. If the string is a number, it is placed on the operand stack, otherwise the string is checked with the dictionary to see if it has been previously defined. If it matches a previous definition, this definition is executed. If it does not, an error is flagged. From this interpretive mode, new definitions may be


Figure 4.2a SIXTH Header Format
added to the dictionary by placing SIXTH into compile mode (using the definition ':' to start compilation and ';' to terminate it). In compile mode, any valid keyboard entry is compiled onto the end of the dictionary in the same format as previous definitions. After exit from the compile mode, this new definition may be executed from the keyboard in the same way as the old definitions. Thus any definition may either be executed from the keyboard or from within a definition, or may be compiled into a new definition. Additional SIXTH keywords cause the system to accept input from an alternative source to the keyboard. In some systems this would be a resident disk unit, but in the MC68000 system it was the serial link with the MC6809 development system. This allows the loading of the linked dictionary from the bulk storage device.

A normal SIXTH system comprises three parts; firstly the system kernel which is written in assembler, and incorporates all of the basic system routines such as I/O routines, terminal handler, interpreter/ compiler and number handler. The second part is the system dictionary which includes all of the high level routines such as conditional statements, loops, string handling, system utilities, and assembler if included in the implementation. The assembler was not included in the MC68000 implementation of SIXTH because of its great complexity. The final part of SIXTH is the user program section. The second and third sections are written in SIXTH.

The system as implemented on the MC68000 includes three stacks, the operand stack, the 'DO' stack and the machine stack. The first is the primary SIXTH stack which is used for parameter passing between routines and for keyboard interpreting. The second is only used in the 'DO..... LOOP' construct, and is used to stack loop parameters. The final stack is used to retain the return addresses from subroutine calls. The MC68000 processor has seven data registers and seven
address registers. The stacks are implemented using three of the address registers.

### 4.3 System Kernel

As explained, the system kernel was written in assembler and performed all of the basic SIXTH functions. A listing can be found in Appendix A. In all of the routines apart from the first two (CHIN, CHOUT) all parameters are passed on the operand stack, allowing all of these routines to be used by any SIXTH programs.


#### Abstract

In the explanations of the routines that follow, the abbreviations 'DO-7' are used to represent data registers zero to seven, 'A0-7' for address registers zero to seven, 'MS' for machine stack, 'OS' for operand stack and 'DS' for the 'DO' stack. The current system I/O port may be either of the two ACIAs on the MC68000 board, and is selected by the value of the address in the location named 'PORT'.


CHIN Reads one character from the system port into DO. CHOUT Writes one character from DO to the system port. BUFFER Used when A VDU is connected to the system port. It prompts the operator for characters and then buffers a line which is terminated by a carriage return. It also sets up the parameters for WORD.

CRLF Sends a carriage return/ linefeed pair to the system port. WORD Parses the line buffer produced by BUFFER to set pointers to the beginning and end of the next word in the buffer. Sets the LAST flag if the end of the line has been reached.

FIND This is the dictionary search routine. It takes the word parsed by WORD and searches the dictionary for it. The address of the definition is placed on the $O S$ if it was found, or zero is placed on the stack if it was not found.

PUSH Pushes the contents of DO onto the OS.
POP Pops the top word of the OS into DO.
STK Pushes the contents of DO onto the DS.
UNST Pops the top word of the DS into DO.
NMBER This is the number crunching routine. It attempts to assemble the ascii word parsed by WORD into a binary number, in the base indicated by RDX. It then places this number on the OS.

RESTART This routine performs a system restart by resetting all of the SIXTH system variables.
:
This routine puts SIXTH into compile mode. It also puts the new header onto the end of the linked list.

EXECUTE This routine is used after an attempt has been made to FIND the word. If the attempt succeeded, then the word is either executed or compiled, depending upon whether the system is in compile or execute mode. If the attempt failed, EXECUTE calls NUMBER in case the word is a number. If it is a number it is either left on the $O S$ or compiled into the dictionary depending upon the machine state. Finally, if the word is neither, EXECUTE flags an error condition.

TYPE The length and address of a string to be output are taken from the $O S$ and used to output the string to the system port.

TITLE Displays the SIXTH banner.
; This routine ends compile mode and finishes the new dictionary entry. Anything entered between : and ; is compiled into the dictionary.

CONSTANT Assembles a number into the dictionary from the OS as a complete new dictionary entry. When the new definition is executed, it will put this number onto the OS.

NTEGER Assembles a number from the OS into the definition currently being compiled. When this definition is subsequently executed, this number will be placed on to the OS.

VARIABLE When executed it allocates space for a variable in the new definition currently being compiled, in addition it inserts machine code into the current definition. When the new definition is subsequently executed, this machine code causes the address of the variable space to be placed on the OS.

LOAD Resets the current system port to be the second ACIA connected to the MC6809 system and reads in one line of text into the line buffer.

OPEN This routine sends a command to the MC6809 system via the second ACIA which causes the MC6809 to open the SIXTH dictionary file.

RELOAD This routine sets the reload flag, thus putting SIXTH into reload mode.

IMMEDIATE If this word is compiled into a new definition, it causes the precedence bit (which is part of the header of each definition) to be set to one. This means that when this definition is subsequently included in a new definition, it will be executed rather than compiled, as is normal.

TO Sends the character on the OS to the system port using CHOUT. DISSECT Dissects a binary number on the OS into ASCII characters, and a which it replaces on the stack.

Uses DISSECT to output a number in ASCII to the system port which corresponds to the number which was on the OS, expressed to the current base.

ASMB Puts a number from the OS into the dictionary. @B, @W, @L These read a byte, a word or a long word from the address held on the OS and place the result on the OS.
$!\mathrm{B}, \mathrm{!},!!$ These write a byte, word or a long word held on the OS into the address also held on the OS.
,,+- , / These perform the relevant arithmetic operations on numbers already on the OS and place the result back on the OS.

LEFT This routine shifts the number on the OS left by the number of places held on the OS.

SWAP This swaps the top two numbers on the stack.

The interpret loop is the master routine for the SIXTH interpreter/ compiler. Its operation is illustrated in Figure 4.3a, and is fairly straightforward. It calls either BUFFER or LOAD depending upon the state of the reload flag. It then calls WORD, FIND, EXECUTE until such time as the end of the line is reached (which is indicated by the LAST flag, set by WORD), when it loops back again. The use of SIXTH is best illustrated by example. At the simplest level, the line:-

42 *
places two numbers on the $O S$, takes them both off the stack, multiplies them together and places the result back on the OS. The line:-

```
: SUM 42 *;
```

compiles a new definition named 'SUM'
onto the end of the dictionary, which may then be executed, by using the line:-


Figure 4.3a SIXTH Interpret Loop
operations as above. The line:-
10 CONSTANT FRED
creates a new definition which when executed places 10 on the OS. The line:-

10 : FRED INTEGER ;
has a similar effect. The memory manipulation commands are straightforward, the line:-

2100 ! W 300 @W
will store the number 2 at location 100, and will then read a word from address 300. The three operation types, byte, word and long word correspond to the modes for memory manipulation available on the MC68000 processor, which are 8,16 or 32 bits in length respectively. The lines:-
: THING VARIABLE ;
12 THING !W
THING @W
create a new definition called THING, stores the number twelve in the variable space thus allocated, and reads the contents of this variable space onto the OS.

Finally, the SIXTH dictionary may be reloaded by using the commands:-

OPEN
RELOAD
which open the SIXTH dictionary file on the MC6809 and reload the dictionary, by placing the system into the reload mode (the reload flag is set). The system is returned to normal operation by the inclusion of a 'RESTART' at the end of the dictionary file on the MC6809, which causes all of the SIXTH system variables to be reset, including the reload flag. SIXTH may be operated in any number base,
as defined by the contents of the location 'RDX'. The base used only affects the ASCII representation of numbers at the VDU. The internal representation of numbers is always in binary form.

### 4.4 SIXTH Dictionary

As described, this is held on the MC6809 system in the form of an ASCII file which was written and edited using the standard DOS69 text editing system. A listing of the dictionary may be found in Appendix A. Although it was impossible to include a full 'in-line' MC68000 assembler in the dictionary, several assembler instructions were needed to complete the dictionary. These may be found near the beginning of the dictionary. It should also be noted that although a comment construct is defined using '(' and ')' as delimiters, this new definition occurs some way down the dictionary, so the initial section is uncommented. Several of the main higher level SIXTH constructs are detailed below.

## ... DO ... LOOP

This is used in the normal manner, apart from the fact that it may used only when SIXTH is in compile mode, and the loop limits must be entered in reverse, due to the stack orientation of SIXTH. i.e. a valid statement would be:-

```
                                    :TEST 10 0 DO I . LOOP ;
the I routine places the
``` current value of the loop counter on the OS. STOP may be used to abort the loop.

\section*{BEGIN .... END}

This is the infinite loop construct and may be aborted by the use of QUIT.
... IF... ELSE ... THEN ...
This is the conditional branch construct and may be used with the conditions \(=\langle\rangle=,, \quad=,\rangle,\langle\), A valid use would be as follows:: TEST < \(\mathbb{F}\). DROP ELSE DROP. THEN ;

42 TEST
the definition TEST would then print out the lesser of two numbers on the stack, in this case it would print out '2'. Note that the construct may be used without ELSE, but IF and THEN must always be used together.

\section*{STRING}

ARRAY allocates an array space within the current definition and also compiles machine code into the current deinition to handle this array space a run time. STRING merely fills this array with the specified string. e.g. : SAYING STRING "The quick brown fox" ; creates an array filled with the specified string, whilst the command:-

\section*{SAYING TYPE}
causes the size and length of this array to be placed on the OS, and TYPE then uses these parameters to type out the string. Several utilities are included, the more often used are:KEEP, which is used to protect the dictionary against inadvertant deletion, FORGET, which is used to delete unwanted dictionary definitions and WHAT, which is used to list out the dictionary contents.

Finally, COMPILE is used to compile user programs from a file on the MC6809 which is specified by the operator thus:-

COMPILE FRED
This user file, which is held on the MC6809, must be terminated with a \%ENDFILE.

\subsection*{4.5 Conclusion}

A SIXTH interpreter/ compiler was written at Durham for the MC68000 single board computers which was capable of handling a VDU and accepting input, via a serial link, from the MC6809 development system which was used as a program development station. This allowed programs to be tested interactively from the VDU and then stored on floppy disk on the MC6809 system for subsequent recompilation. The SIXTH system was written in three parts, a kernel in assembler, and the dictionary and user programs in SIXTH. The design concepts differed from the FORTH language upon which SIXTH was based, in that memory use is no longer minimised at the expense of program execution speed. This was possible due to the current low cost and easy availability of semiconductor RAM as compared to the time at which FORTH was written.

\title{
Chapter 5 \\ The Portable Higtway Controller
}

\subsection*{5.1 Introduction}

The portable highway controller was developed at Durham as part of the Durham University version of the ASH system [32]. As explained previously, the Ferranti Argus minicomputers used as hosts to the ASH system at ASWE could not be used at Durham, and instead Motorola MC68000 single board computers were used. Initially all software for both the highway controllers and the terminal units was stored in volatile memory on the MC68000 boards, and a system restart involved reloading all of the programs from the MC6809 development system. Subsequently, the programs were loaded into EPROM and a restart could take place without any intervention from the MC6809.

When the complete system was demonstrated to ASWE, it became apparent that an MC68000 hosted highway controller could perform all of the tasks which had been previously performed by a Ferranti Argus 700F minicomputer, at a much lower cost and in a much more compact form.

On this basis, a draft specification for a portable highway controller was set out whose main requirements were as follows:-
1) The unit should be entirely self-contained, should include some form of highway status display, and a keyboard of some sort to allow the operator to manually alter the highway controller operation.
2) The unit should be completely failsafe i.e. it should be able to restart automatically after a power failure, and important system parameters should be battery backed up, such as the system clock.
3) The operator should have as much (or more) control over highway controller operation as in the Ferranti Argus 700F system, and the display contained in the unit should provide all of the status information necessary for full monitoring of the network.

Several units have been developed at Durham which satisfy these requirements, and after extensive evaluation and testing of these units at ASWE, it has been decided to commission a commercial version for future use.

\subsection*{5.2 Portable Controller Hardware}

The hardware used in the portable highway controller is an upgrade of that used in the standard Durham University terminal unit. The basic ASH hardware is as detailed in section 2.4-2.6, with the addition of an extra page ( 512 by 32) of microcode store. This is a standard ASWE alteration for the ASH systems which include dual controllers, as it was found to be impossible to include all of the necessary software in only one page of microcode store. The desired page is selected with the aid of a 'page register' which appears as a write only register to the 2901. In order to change page, the 2901 must write the desired page number into the register. Program execution will then continue at the same instruction address on the newly selected page.

The other hardware included in the unit was the Motorola MC68000 board with its on-board RAM expanded to 128 kby tes (section 3.5:1). A CMOS clock chip (National Semiconductor MM58174) and 3 V rechargeable battery were included to provide a battery backed-up system clock. The requirement for full monitoring capability was more difficult to
satisfy in the limited space available. Several different types of display were looked into including plasma panels, LED displays and LCD displays. The LCD display was finally chosen on the grounds of availability, compactness, low cost and ease of connection. In addition, LCD displays need only a single 5V power supply, and the unit chosen, a FELTEC 128 character display (4 rows of 32 characters) was available in a low power version which had a power consumption of only 25 mW [33]. The keyboard used in the Durham versions was a hexadecimal keypad (Radiospares) however ASWE intend to have a custom keypad designed for them.

Finally, the units contained a fully stabilised four rail power supply, which could run from \(240,220,120,110\) volts at \(50 / 60 \mathrm{~Hz}\). The five volt rail was protected with a crowbar unit to provide the unit with some protection against power supply failure. The power supply design included mains filters and sufficient 'backing voltage' margins, to ensure that the power rails remained stable even when operating with ship-borne power supplies and their occasional lack of regulation. The external case was designed to enable the unit to be either free standing or to be mounted in a nineteen inch rack. A cooling fan and vents were provided at the rear so that the unit could be mounted in the middle of a stack of equipment.

\subsection*{5.3 Controller Software}

\section*{5.3:1 Design of SIXTH Programs}

The highway controller software had to perform several separate types of functions which were as follows; firstly to allow the operator to control the function of the highway controller (and therefore of the highway system) via the keypad. Secondly, to provide continuous monitoring of any system feature which the operator wished to inspect (see section 5.3:2). Thirdly, the software had to provide a 'highway maintenance' function to automatically send out time messages, attempt to restart locked-out terminals, etc. Lastly, routines had to be included in the software to provide for orderly power-up restart of the controller and the highway system. The complete program listing may be seen in Appendix A. This SIXTH program is compiled onto the end of a standard SIXTH kernel and dictionary.

The first function is accomplished with an interrupt driven circular buffer routine to allow 'type-ahead' on the keypad (Figure 5.3:1a). Each operator command is a two character code, using the ' F ' key as the equivalent of a 'carriage return' key. These commands fall into three groups (section 5.3:2), those that alter the status information which is being displayed, those which alter the operation of the controller, and those which alter the operation of the highway system. The codes generated by the hex keypad and associated circuitry are processed by the software to produce two character ascii commands which may be handled by the SIXTH buffer routine as though they had been originally entered in ascii. As mentioned ' \(F\) ' is equivalent to 'carriage return' which is the SIXTH line terminator (section 4.3).

Interrupt Handler


Programmed Character Read Routine

Figure 5.3:1a Keypad Service Routines

The first two types of commands may be carried out without any interaction with the highway controller FEP, however as explained previously (section 2.9:2), in order to alter highway operation, the controller must first be halted, and then restarted. An optimised routine was written for this function whose overall function is to swap the current polling table with an alternative one. The section of the routine executed with the controller halted has been minimised to keep within the time constraints mentioned in section 2.9:2.

The monitoring task is performed continuously, and is halted only when the operator is using the keypad (Figure 5.3:1b). At such times, the current monitoring cycle is completed, and then the display is cleared and used to echo characters to the operator and to prompt for the necessary entries. At the conclusion of that particular command entry, normal monitoring is resumed. The monitoring is normally in the form of a menu of controller status information taken from the various tables (section \(2.9: 1\) ). This will only change should any of the various counters be updated by the FEP. The menu system is also used to display the terminal status information as extracted from the status tables, however the status information on multiple terminal units is displayed in rotation.

The highway maintenance function is invisible to the operator, and occurs at regular predefined intervals. The real-time clock chip is used to provide an interrupt once every five seconds. This prompts the MC68000 to set up a new time message in the 'out-time' space. The status of each terminal in the polling table is also checked, and should there be any terminals locked out, the MC68000 attempts to have them restarted, using the procedure detailed in section 2.9:2. Additionally, when the controller is passive instead of active, the interrupt routine will update the real-time clock, should an 'In-time'


Figure 5.3:2b HWC Monitoring Routine


Figure 5.3:1b HWC Maintenance Routine
message have been recieved from the active controller. The system chosen for the power-up software was as detailed in Figure 5.3:1c. A 'map' of the contents of the RAM immediately after loading SIXTH and compiling all of the controller programs was taken using the MACSBUG monitor. This map was transferred onto disk on the MC6809 system. In addition, a map of the SIXTH variable space was made, and a small supervisory program was assembled on the NOVA-3, and loaded onto disk on the MC6809. These various sections were programmed into the EPROMs as detailed in Figure 5.3:ld. At power-up, the MC68000 board generates a reset pulse. At reset, the MC68000 picks up the reset address from memory locations \(\$ 00000-\$ 00004\), which are decoded into the EPROM address space. This address was set to point to the supervisory program, which then proceeded to copy the EPROM contents into the RAM space. After this copy was completed, control was passed to the SIXTH reset routine. This routine reset and halted the controller and set up the software tables to a predetermined default (currently to poll terminal numbers 0-16). The controller was then started, and control passed to the normal SIXTH program loop.

This method of restarting is very wasteful of memory space, because there are two copies of the entire SIXTH program when the unit is running correctly, and one copy is only ever used at reset time. An alternative would be to run the MC68000 from SIXTH programs stored in EPROM. This would give a great saving in memory, but would give rise to two other problems. Firstly, the access time for the EPROMs was considerably longer than for the RAM, thus programs would run slower than from RAM. Secondly, the SIXTH used on the MC68000 was designed to be run from RAM, and would have had to be considerably rewritten to allow it to be run from EPROM. Also, it was not relocatable and this would have led to addressing problems. The restart method chosen had


Figure 5.3:1c Power-up Software
\begin{tabular}{|c|c|}
\hline EPROM & RAM \\
\hline SIXTH Kernel & 068000 Exception Vectors \\
\hline Reloader & 400 MACSBUG Stack Space \\
\hline SIXTH Variables A00 & 900 HWC Primary Table \\
\hline \multirow[t]{6}{*}{SIXTH Dictionary and User Programs} & H00 HWC Polling Table A \\
\hline & A00 HWC Size Store \\
\hline & C00 HWC Status Table \\
\hline & HWC Polling Table B \\
\hline & 1000 SIXTH Variables \\
\hline & SIXTH 1/O Buffer \\
\hline -2000 & 1200 SIXTH DO Stack \\
\hline & 1300 SIXTH OP Stack \\
\hline & SIXTH Machine Stack \\
\hline & \(\xrightarrow{2000} \xrightarrow{\text { SIXTH Kernel }}\) \\
\hline & \(\rightarrow\) SIXTH Dictionary and \\
\hline & 3E00 User Programs \\
\hline & A000 \\
\hline & HWC Buffer Store \\
\hline
\end{tabular}

Figure 5.3:ld EPROM to RAM Map
the considerable advantage that to implement it, the standard MC68000 board needed only to have the restart vector changed (necessitating the changing of one EPROM) and to have the SIXTH EPROMs plugged in. In all other respects is was identical to the MC68000s in the terminal units, allowing complete interchangeability of hardware, and the great majority of software.

\section*{5.3:2 The Use and Upgrading of the Controller Software}

The user commands are detailed in Appendix D. Unless the operator explicitly commands the controller's FEP to start, stop or reset (commands \(\mathrm{Cl}, \mathrm{C} 2, \mathrm{C}\) ) it will continue to maintain normal highway signalling. In addition, the command 'AAA' causes termination of the normal mode of operation of the \(M C 68000\), and returns program control to the SIXTH interpret loop (section 4.3). This allows a VDU to be used as the I/O device. By this means, the operator may debug the software whilst the controller FEP is still in operation. Additional SIXTH routines may be added to those already present in RAM by compiling them from the MC6809 system or from the VDU. When these routines have been debugged and tested they may then be added to the normal controller program by reprogramming the EPROMs with the additional routines.

\subsection*{5.4 Testing the Portable Highway Controller}

After the software for the controller had been written and debugged to the stage at which it would compile, it was necessary to devise some method of testing the many routines and the interactions between them. The routines concerned with monitoring the software
tables and with altering the tables were tested interactively by causing SIXTH to respond to both the keypad and the VDU simultaneously. Thus the VDU could be used to check that the flatpanel display was correctly displaying the contents of the software tables, and that the keypad was performing the correct changes.

The sections of the user program which proved most difficult to debug were those which had to interact with the FEP and those which performed the restart function. The former routines had to be tested with the aid of a Logic Analyser (Hewlett-Packard 1615A) while the controller was connected to the complete ASH system, to ensure that none of the rigid time constraints were violated. The latter routines were difficult to debug due to the fact that in their final form they boostrap' a copy of the user program into RAM, and program control is passed to routines within this boostrapped program. Thus if there is any mistake in the copy section of the routines, a complete processor crash could occur. The debug monitor, MACSBUG, was used to debug these routines as far as possible, however when the stage was reached at which the user routines were performing (or attempting to perform) the entire restart, this was no longer possible because MACSBUG was not initialised after the power-up, and could not function correctly. The final debugging had to be carried out with the aid of the logic analyser.

After performing all the tests possible on the unit's standalone function, it was necessary to test it while connected to the highway system. These tests were first carried out at Durham, with the controller connected to a system comprising six terminal units, and then at ASWE, with the controller connected to a system comprising seven terminal units and an additional controller. The controller was tested whilst the highway systems were performing soak tests (see
section 6.1). Terminal units were stopped and then started again, to ensure that the controller software was capable of automatically reseting terminal units. In the ASWE system, a second controller was used to check the operation of the portable controller in both active and passive modes. Extensive testing, over weeks of continuous use, necessitated minor alterations to the software which were mainly concerned with the MC68000/ operator software interface rather than the MC68000/ FEP software interface.

The final test of the portable controller was the ship trial (section 7) during which its operation in a hostile environment was fully tested.

\subsection*{5.6 Conclusion}

A highway controller was designed and constructed at Durham as part of the ASH system built there. Interest was expressed by ASWE in the concept of a self-contained portable replacement for their Argus 700F based highway controllers. A set of requirements for such a unit was laid out, and a portable highway controller was designed at Durham to satisfy their requirements. The unit included a keypad and flatpanel liquid crystal display to allow operator control and monitoring. The software, which was written in SIXTH, performed all the functions necessary to supervise the FEP and to maintain correct highway operation. In addition, the unit was 'plug-in and go', in that it held the software in EPROM and could perform an auto-restart of itself and the highway system after a power failure. Extensive testing of the unit both at Durham and at ASWE has produced a proven design which may be manufactured in quantity.

\section*{Chapter 6}

\section*{ASH Ship Trials}

\subsection*{6.1 Introduction}

The ASH is a highway system which is primarily intended for use on board ships in the late 1980 s and 1990 s. In addition it may be used as a high speed office LAN within certain MOD establishments. Although it had been extensively tested in a screened computer room environment within ASWE, it had never been tested on board a ship. This was due to the physical size of the ASH when based on a 'commercial' Ferranti Argus. Later systems will be based on the military Argus, which is a much smaller unit.

ASWE realised that it would be possible to test their LAN system using the Durham version, based around the small MC68000 single board computers. A test system using only the ASH for inter-system communication was proposed, because of the restrictions on access to several of the compartments in which the terminal units were placed. This system was designed and tested at Durham, and a monitoring unit based around the MC6809 development system was also included to provide a performance record on floppy disk, rather than on lineprinter paper, as was normal practice at ASWE.

The complete system was installed on board H.M.S. Londonderry, and ran continuously for six days, collecting some 3 Mbytes of data concerning the operation of the highway. After the trials, extensive data analysis allowed a comparison between the operation of the highway as observed over the week on board the ship, with the operation of the highway as observed over similar periods at Durham and ASWE.

\subsection*{6.2 Test Hardware}

\section*{6.2:1 MC6809 Monitoring Unit}

Due to the inaccessibility of several of the highway terminal units and the difficulty in handling large amounts of computer printout in the small available space on board ship, it was decided at an early stage that the performance data collected from the test system should be in the form of records on floppy disk which could be printed out or analysed at a later date. A suite of monitoring programs (section 6.3:5) was incorporated into the software in each terminal unit. This software caused the reports from every terminal unit to be sent via the highway to one particular terminal unit, the master unit. This unit was situated in the Fixed Trials Office (F.T.O), and was accessible to the operators. It was connected to the MC6809 development system via a 9600 baud R5232 serial link, and software in the master unit and the MC6809 periodically updated the MC6809 disks. The hardware involved in the MC6809 system included the standard development system already described, with the addition of a serial port for connection to the master terminal unit. The MC6809 system was connected to a dedicated ships supply for the F.T.O. whose regulation was considerably better than that of the normal ships supply. This alternative supply was chosen because of the difficulty of providing adequate protection against disk corruption in the event of severe (but normal on standard ships supply) voltage fluctuations.

\section*{6.2:2 MC68000 Highway Terminal Units}

\begin{abstract}
An important consideration in the design and implementation of the hardware and software for the ASH ship trials, was that the software used in the terminal units which were not in the F.T.O. (slave units) should be held in non-volatile storage, and should have no need for local operator intervention. Thus the slave unit's hardware differed from that already described (section 3.5) only in the addition of four EPROMs which held the test software. The units were mounted securely to some part of the ships fittings to avoid damage in rough weather. The only connections necessary were to the ships standard 110 volt/ 60 Hz supply, and to the highway cabling. The layout of the units and cables in the test is shown diagramatically in Figure 6.2:2a. In addition, a small hand held battery V.D.U. (G.R. Electronics) was used during the initial installation, to check on the correct local operation of each unit, before they were tested using the ASH .
\end{abstract}

\subsection*{6.3 Ship Trial Software}

\section*{6.3:1 Design Concept}

The terminal unit software necessary for the ship trials had to perform three specific functions. Firstly, the operator had to be able to control the actions of the remote (slave) terminal units from the master terminal unit. This involved the remote starting and stopping of test software, and the resetting of tables etc. Secondly, the master unit had to perform as a monitor/ information gatherer for status and performance data being sent from all of the slave units,


Figure 6.2:2a Schematic of ASH Ship Trial
and subsequently pass this data on to the MC6809 system which was acting as a bulk storage unit. Lastly, all of the units had to participate in soak tests of the highway, at the same time as the other two functions were being performed.

In addition to these functional requirements, the software suite had to be capable of restarting after a power failure in any of the slave units; and in the event of a highway signalling failure each slave unit had to be capable of returning the status of itself and its FEP to a level at which it could again receive messages from the highway. Full listings for the soak test software can be found in Appendix A.

This set of requirements necessitated some fairly complex programming, and meant that it was necessary to construct an operating environment in the MC68000 systems which was akin to that in a multitasking system. Indeed, at one point the design of such a system was considered as a possible solution to the programming problem, however time restraints and a long term hardware failure in the NOVA-3 (which would have had to be used to produce the new multi-tasking kernel) caused this approach to be abandoned. Instead, the multi-tasking environment was emulated with the aid of the multi-level interrupt system which is a feature of the MC68000 micro-processor.

\section*{6.3:2 Block Message Soak Test}

The principle behind the Block Message Soak Test (BMST) was as follows. One terminal unit (in the case of these trials, the master unit) transmitted a broadcast block message of a predetermined length onto the highway. This message was composed of words of data which were cyclically generated from a.stored generator word (Figure

Message ' N ':- \(\mathrm{GW}=\mathrm{N}\)


Message ' \(\mathrm{N}+1\) ' :- New GW = Previous GW plus !
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & GW+2 & GW+3 & 6W+ & O & & \\
\hline
\end{tabular}

GW-Generator Word

Figure 6.3.2a Block Message Generation
6.3:2a). Thus the first word in any transmitted test block was the generator word. This generator word was incremented by one after each. block was transmitted. At the receiving units, in this case the slave units, the content of each received block was compared with the expected content, again by the use of a generator word. This allowed the receivers to check each word of each block for correct content. The generator word was initialised to zero at the start of the test, in both the receivers and the transmitter. Thereafter, the generator was updated only after reception of a message( at the receivers), or after transmission (at the transmitter). If a receiver detected a message out of sequence (e.g every data word was a constant value greater or less than expected) it would make a record of the fact, and store the first word of data in the out of sequence block as its new generator word, to get into synchronisation with the transmitter again. Also, if any error was detected, this was noted and a report transmitted (section 6.3:4). This type of test had been in common use at ASWE for a considerable length of time. However, at ASWE, the system used to determine block message transmission frequency is purely empirical, a transmission rate is chosen by the operator based on past experience of rates which are suitable. The slowest piece of processing in the test is that which occurs in the receiver when it analyses the received block of data. Thus if a transmission rate is chosen which is slightly too fast, an overrun will occur at the receiver. On occasions this overrun may take several hours to occur, and cause a BMST to be aborted after several hours of results have been collected.

As an alternative to this scheme, a system of handshaking between the slave units and the master unit was adopted for the sea trials. This system involved the use of control messages (section
6.3:4) issued by each slave unit after a block had been analysed, and the unit had set up the 'In Block' (section 2.3) fields ready to receive the next block. This system allowed the highest possible data throughput, with no risk of overrun at the receiving units. However, it did mean that the failure of one slave unit would cause the test to stop because it would no longer be transmitting its handshaking messages. The master unit waited for such a message from every slave before transmitting the next test block of data. Unfortunately, although this could be overcome by operator intervention at the master unit, the slave units would still be in the middle of a BMST and normal control messages sent via the highway would be ignored. To overcome this problem a timed restart sequence was implemented in each of the slave units to cause the BMST to be abandoned if there was no highway soak test activity for more than five minutes at a time. A flow diagram of the BMST can be seen in Figure 6.3:2b.

After extensive testing of the software, firstly in a single MC68000 system, and then on the complete highway system, it was decided that the sections of SIXTH program which generated and checked the test blocks of data could be usefully replaced by assembler routines, in order to speed the throughput of the test. Unfortunately, owing to the extreme complexity of the MC68000 assembler language, it was not possible to include an in-line assembler in the SIXTH system, (section 4.4) as is possible in other SIXTH systems. Instead, the assembler routines were written and assembled on the NOVA-3, and included in the SIXTH program as machine code. This alteration to the soak test improved the test throughput by an order of magnitude. The improvement was due to careful design of the assembler routines to avoid the inefficiency inherent in the use of subroutine threaded code.


ASH Messages

Figure 6.3:2b BMST Flow Diagram

\section*{6.3:3 Short Message Soak Test}

\begin{abstract}
The mechanism used to govern the frequency of the short message soak tests (SMST) at ASWE is again largely empirical. The operator specifies the transmission rate of test messages at each terminal in turn, and then instructs each unit to start the test. The latter operation is particularly ad hoc, since it is impossible to start all units simultaneously because the operator has to press a key on a VDU to start each unit and normally is unable to perform this operation on more than two units at a time. The problems encountered in the BMST concerning overrun also occur in the SMST. It was thus decided to use an entirely different system in the Durham SMST.
\end{abstract}

The requirements for a SMST are that every terminal in the test should transmit and receive messages to/ from every other terminal in the test. There should be no 'transmitter' as in the BMST, rather every unit should generate its own test messages. Two schemes are possible to perform this test. In the first, each unit transmits and receives broadcast block messages, and in the second each terminal transmits and receives point-to-point messages. In the first scheme handshaking would have to be performed in much the same way as for the BMST; i.e. a test message could not be transmitted unless a handshake message had been received from all of the units expected to receive the message. This could cause the same lockout problems as described in the BMST. Alternatively, the second method allows a considerably more elegant solution. If test message transmission is restricted to a point-to-point exchange with the unit from which a message has just been received then this overcomes the lockout problem. If a unit ceases to run the test then all that will happen is that no futher messages will be received from it by any other unit, and thus no
further messages will be transitted to it by any of the units. In addition this solution makes more efficient use of the ASH since there is no necessity to transmit handshake messages.

Unfortunately, as with all elegant solutions, several difficulties were encountered with the second scheme, which was the one used in the Durham SMST. Firstly, the scheme used to maintain the generator word in the BMST would be very difficult to use because messages transmitted from a particular unit are no longer received by all other units, but by one unit only. Thus if there were five units in the test, unit ' \(A\) ' would receive approximately one in four of the messages transmitted by unit ' \(B\) ', and these messages need not necessarily be spaced apart by regular intervals of four messages. This meant that a different scheme was needed to inform the recipient of a test message of the value of the generator word. Fortunately, the ASH protocols include provision for a 'message type' word of length nine bits, allowing up to 512 different message types to be specified. The test control messages were using several of the message types between 0 and 255 (section 6.3:4) and the message types 256-51l were set aside to specify generator bytes, as opposed to generator words. This meant that the least significant eight bits of the MTB in a short message test message were initialised by the transmitter to the generator byte used, and were used by the receiver to check the content of the recieved message.

Another problem of the chosen SMST handshaking system was the increased complexity of the initial stages of the test. The complete block diagram of the test is illustrated in Figure 6.3:3a. Since each unit will only transmit a message to a terminal it has first received a message from, the startup section of test must perform two functions. Initially, every unit in the test must broadcast a message

Master Unit
ASH Messages

Slave Unit

\section*{Record Master's Number}


Send' a Broadcast Message

Make a list of all Messages Received

Send a Test Message to all Units on List


Send a Message Back
\(n\) Time to Report?
Store the Report
n Report Buffer Full?
\(1 y\)
Send Reports to MC6809
Store an Error Report

Figure 6.3:3a SMST Flow Diagram
to inform all of the other units that it is present and ready to participate in the test. Secondly, each unit must store a list of the terminals which broadcast to it in this manner, and subsequently issue one test message to each of the units in this list. After this has been performed the test may proceed as previously described, since all the terminals in the test should now have received one message from every other unit in the test.

A final problem with this test is that the timeout system used in the BMST will not function correctly, since if one unit stops the others will continue to operate. To overcome this problem an additional control message was added (section 6.3:4) which when transmitted by any unit on the highway caused all the other units to abort the SMST.

\section*{6.3:4 Test Control Software}

As previously described, it was necessary to provide some means whereby a master unit could maintain control over the other slave units in the tests via the ASH. Several methods were tested, but the method finally chosen had the advantage of simplicity of programming over the other possibilities.

As described in section 4.3, SIXTH makes use of a line buffer which is normally updated from the VDU or from the routine used to perform a RELOAD. It was decided that the simplest possible method of 'remote' control by a master unit over the slave units would be to provide some mechanism in the slave's SIXTH program which would allow the master unit to send a SIXTH command line via the ASH which would then subsequently be interpreted in the normal (section 4.3) way by the SIXTH kernel. This routine consists of two parts, the routines
which allow a command to be sent from the master unit and the routines which process the command in the slave unit. The former routine is very simple and merely sets up an output buffer in the FEP buffer space which contains a SIXTH command line. The routine at the receiver is much more complex, and uses an interrupt service routine, driven by the Programmeable Timer Unit (PTM) at intervals of one second. This interrupt service routine checks the state of the receiver's input buffers. Should a message have been received in the previous interval of one second the service routine determines whether or not it is a control message. This is determined by examination of the message type. Types 0-255 were defined to be available as control messages. Currently there are only three types defined. One of these types is used in the test handshaking scheme, the second in the status and error report scheme, and the third is used to pass control messages to the SIXTH interpreter. The reception of any one of these three valid control messages causes SIXTH to stack the current machine state and process the command message. Upon completion of this processing the machine's previous state is unstacked and execution continues from the point at which it was halted. Thus, as long as a user program does not mask out the PTM interrupts, this scheme will operate invisibly during execution of any program, or whilst SIXTH is awaiting commands from the VDU. Alternatively, the section of the routine which performs the checking and processing of the command messages may be explicitly executed by the user at any time.

Thus to start a test running in a slave unit, the master merely has to send a command via the ASH which is identical to the command that an operator would use to start the test (were there a VDU connected to the slave unit). Thus sending the command 'SSRUN' via the ASH would start the SMST, as would typing the command 'SSRUN' onto a

VDU connected to the slave unit.
Once started, the SMST disables interrupts and executes the command message processing routine periodically to check whether a relevant command has been sent. The abort command, which may be issued by the master unit (SABORT), sets a 'halt' flag in the slave's memory and this is also checked periodically. Should the flag be set, the test is abandoned.

\section*{6.3:5 Test Report Software}

In order to monitor the activity of the highway during both the BMST and the SMST, and to gather any information concerning errors occurring during these tests, reports were issued by each terminal. These reports were received and buffered by the master terminal. A report buffer was maintained in the master unit's memory for each of the slave units. When any one of the buffers was more than \(75 \%\) full, a message was sent by the master unit to the MC6809 development system, via an RS232 link, requesting the use of floppy disk storage. When a response was obtained from the MC6809 system the relevant buffer was transmitted down the RS232 link. Then the MC6809 system wrote it onto floppy disk. During the BMST, the master unit was not participating in the soak test, thus test reports were only issued from the slave units. However, during the SMST all of the units, including the master, were participating in the test and test reports were issued by all of the units. The report software was in three distinct sections; the issueing section (in all units), the receiving section (in the master unit) and the storage section (in the MC6809 system). Flow diagrams for each software section may be seen in Figure 6.3:5a. The issueing section could issue two types of reports. The standard type, whose format may be seen in Figure 6.3:5b, and a special error report, whose format may be seen in Figure 6.3:5c. The standard report was issued periodically after a preset number of soak test cycles. It included information on the total number of errors detected by the FEP, the total number undetected by the FEP, the total number of messages received, and in the BMST, the number of messages receieved out of sequence. During the SMST separate counters were maintained for the number of messages received from each unit in the test, whereas only one such counter was used during the BMST because only one unit was transmitting.

Issueing Section


Receiving Section


Figure 6.3:5a ASH Test Monitoring and Report Software

\section*{BMST Report Format}


Figure 6.3.5b


Figure 6.3:5c

The second report type was issued immediately after an error was detected by the soak test software which had not been detected by the FEP. The ASH should be a guaranteed error free message delivery system, thus if the soak test software found an undetected error it implied that there had been a breakdown in the error detection system. The error report consisted of a count of the number of errors which were detected by the software, and a map of the bits which had been in error in each of the incorrect bytes of received data. This bit map could be analysed at some other time to discover in what way the error detection scheme had broken down, and how it could be improved upon to eliminate such errors.

The second section of the report software, the receiving section, was part of the interrupt service routine described in section 6.3:4. Report messages had a 'message type' of 1 . If the interrupt routine in the master unit detected a 'type l' message it would then check the message to determine the source, and store the message at the end of the relevant buffer.-A further routine, which was executed periodically during the test, checked the buffers, and if any of them were more than \(75 \%\) full, initiated the section of the program which transferred the buffer of reports to the MC6809 and reset the buffer pointers. This section of program was very simple, it merely sent a request to the MC6809 system to be serviced. When this request was acknowledged, the reports in the relevant buffer were sent to the MC6809 one report at a time. After the MC6809 had processed each report it issued an acknowledgement which caused the master unit to transmit the next report. If the MC6809 hung up for any reason the master unit would eventually time-out and signal a buffer overrun error to the operator.

During the SMST, when the master unit was also issueing
reports, these were entered directly into the relevant buffer in the master unit, rather than being sent on the ASH. That buffer was then treated in a similar manner to the slaves' buffers by the sections of program which checked for 'buffer full' and sent the reports to the MC6809 system.

The final piece of the report software was the section running on the MC6809 system. This program was written in assembler and performed three functions. Firstly it maintained the link with the master unit, waiting for any requests for communication to be issued. Secondly, when one of these requests was received it acknowledged it, and then proceeded to receive the report buffer as detailed above. During the reception of the buffers, they were stored in memory and after the entire buffer had been received they were written to disk, in order to keep the time which the master unit was 'communicating' with the MC6809 down to a minimum. This was necessary because during that time the master unit was no longer participating in the soak test. Finally, the MC6809 program performed monitoring and maintenance functions. The program checked the disks, and was able to swap to another disk unit when the previous one was full. If there was not an empty disk available, the program would flag the operator to change the disk. A small degree of monitoring of the reports being stored was also possible, in the form of a display of the most recently received reports from each of the units in the test. This could be called up by the operator from a VDU connected to the MC6809 system.

\subsection*{6.4 Test Results}

\section*{6.4:1 Analysis Techniques}

As previously described, the results from the sea trials were collected onto floppy disks at the MC6809 monitoring station. This process continued for the almost the entire week of the sea trials. The tests were only stopped in order to change between the block message and short message tests. This resulted in the collection of some 3 Mbytes of data which had to be processed and analysed. In order to provide some control data for the experiment, the tests were also run in the laboratory at Durham University. Also, in order to have some data on the conditions in which the units were operating, the technical staff on board ship filled in detailed logs if there was any change in the status of electrical equipment, e.g. convertors or generators switched on or off. It had been suggested that the units which were operating in the more electrically 'noisy' environments, would be subject to a greater number of receive errors. For the purpose of the trials, the units were numbered as follows:-
0) FTO- Fixed Trials Office-Deck 1
1) \(\mathrm{CCR}(\mathrm{H} . \mathrm{P})-\) H.F. Transmitter- Deck 2
2) CRO- Radar- Deck 2
3) OPS- Deck 1
4) CMR-Conversion Machinery Room- Deck 3

The data which was collected during the sea trials was processed in two different ways. Firstly it was checked for the occurrence of undetected errors, and secondly for the occurrence of detected errors. Then graphs were plotted of the \(\log\) error rate against the time for
each terminal.
The task of analysis was performed by an MC6800 system which was running BASIC. The trial records were read in off the floppy disks with the aid of a small section of assembler code. Then the error rate was calculated over a certain integration period, which could be preset by the user. Finally, the MC6800 plotted the results on an HP flat-bed plotter.

\section*{6.4:2 Discussion of Results}

With such an enormous amount of data to be analysed, it became immediately obvious that it would be impossible to plot graphs which covered the reports from all of terminals for the complete trial. Instead, graphs were plotted for a certain time period for all of the terminals in an attempt to relate their physical environment to the error rate which occurred at that terminal. Then it was hoped that some of the data collected on the ship machinery logs could be used to explain any fluctuations in error rates.

The first thing which was discovered was that no errors occurred which were undetected by the ASH hardware during the entire length of the trials. This meant that no further analysis of that particular type of error was necessary.

Next the detected error rate was analysed. A selection of graphs can be seen in Appendix E. Graphs 1-5 show an analysis of the \(\log\) error rate for the first six hours of the trials. During this period the ship was preparing to leave port. Each point plotted on these graphs represents one minute of data. It can be seen at this point that there is a very close correlation between the error rates
in graphs \(1,3 \& 4\), whereas the graph for the terminal in the CMR room (graph 5, number (4)) appears quite different. This difference implies that the errors were induced directly into this terminal unit rather than onto the highway cable itself, otherwise the error rates would be identical at all of the terminal units. The physical positioning of this unit would support this theory, since the \(C M R\) was the only compartment on Deck 3 which had a terminal unit in it. It was definitely the most severe environment since it contained approximately eight high powered rotary convertors. The results detailed in graph 6 also support this theory. These are the error rates for the unit in the F.T.O. which was a shielded test office, with its own stabilised A.C. supply. As can be seen, the error rates for this unit are lower by more than an order of magnitude.

Additional series of results are shown in graphs 7-11, 12-16, and 17-21. These graphs all show a consistancy of error rates for the remote units of approximately 1 part in \(10^{5}\), and for unit 0 of between 1 part in \(10^{6}\) and 1 part in \(10^{7}\).

The conclusion which must be drawn from these results is that the highway cabling is virtually unaffected by the environment in which it is placed. Any fluctuation in the error rate between different terminal units is caused by the environment in which that particular unit is situated. This change may either be due to the quality of the supply to the unit, or to direct electromagnetic pickup within the unit. Also, after a comparison with the machinery logs, there appeared to be no direct correlation between changes in the state of the machinery and the error rates. The machinery in the C.M.R. was running continuously thus there were no changes in that compartment which would affect the error rate of that terminal unit. As addditional evidence to support this conclusion, graph 22
presents remote terminal tests carried out in a control experiment at Durham. In this environment, it can be seen that the error rate is very similar to that measured in the F.T.O. on board the ship.

\subsection*{6.5 Conclusion}

A software environment suitable for running tests on board a ship was designed and implemented. Hardware was constructed and installed aboard the ship in four remote compartments, and a test office. The highway was tested continously for a week, and a large volume of data was collected. After detailed analysis of the test results, two major conclusions were reached. Firstly, the protocols implemented in the ASH were capable of preventing any undetected errors being passed on to the computer system to which the terminal units were connected. Secondly, there was a level of background noise causing an error rate of approximately 1 part in \(10^{6}\), but depending upon the environment in which the terminal unit was placed, the error rate could increase by a factor of ten.

Based on these conclusions, it can be recommended that the exact source of this increased error rate is determined. Since great care had been taken in the design of the power supplies for the terminal units, and they had been tested in the laboratory under severe conditions of simulated supply fluctuation, it can be reasonably assumed that the increase in error rates was due to interference with the internal circuitry of the terminal units. If this could be proved to be the case, possible greater attention to screening of the unit as a whole, or certain sections of the circuitry in particular, might alleviate the problem.

\section*{Chapter 7}

\section*{LAN Technology}

\subsection*{7.1 Introduction}

Many research centres are currently attempting to increase the performance of the basic types of LAN by the introduction of new techniques and the mingling of different LAN technologies. Each basic type of LAN has its advantages and disadvantages, and by careful redesign it is possible to reduce the disadvantages of each type to a minimum. The ASWE Serial Highway was designed after careful consideration of the network technologies available at that time. It has now reached a stage of development at which any advance in its performance may have to be achieved by a radical change in its design. It is possible that several of its most serious limitations may have been overcome elsewhere in the research being performed into LANs. Specifically, the areas which are of most interest are the necessity for centralised control, the survivability of the ASH after damage, and the system throughput under normal and abnormal loads and constraints.

However, in the case of the ASH a necessary constraint on any system modifications is that they should still conform as closely as possible to the specifications [11]. For example, although system throughput could be increased dramatically by a change in transmission media from a twisted pair to fibre optic cables, this would mean a radical and undesirable change to the specifications. Alternatively, the provision of a more flexible system of redundant controllers, or possibly the use of decentralised control, need not involve a radical change of specification.

A review of much of the work which has been performed on improving LAN performance has been carried out, and an attempt has been made to relate this to the current ASH. Suggestions are made for system redesign which attempt to conform as much as possible to the
current specifications.

\subsection*{7.2 Review of Basic LAN Characteristics}

The basic operation and characteristics of the common LAN architectures was discussed in section 1. The architectures fall approximately into two classes, ring and linear bus. The ring systems theoretically have the advantage of completely decentralised control, however their system of signal regeneration at every node, and the single ring cable normally used, mean that the system is vulnerable to the failure of single nodes or cables. The ring systems may be categorised into three types; the Pierce Loop, the Newhall Loop, and the Delay Insertion Loop.

A Pierce Loop consists of fixed length message time slots circulating around a loop, which fill the loop length. Examples of this type are the original Pierce Loop [34], and the Cambridge Ring [6]. A ring monitor/ control node must be included in this system to maintain the message slots. This type of system can accomodate multiple simultaneous users.

A Newhall Loop serves only one user at a time, who passes a 'bus available' token when its message transfer is complete. Examples of this are the original Newhall Loop [35], and the NPGS ring. Once agian, a master node must monitor the ring to ensure that a token is circulating.

Each node in a delay-insertion ring system contains two shift registers. One is permanently connected to the incoming signal, and the other is used to accomodate user messages. When a message has been placed in the second register by the user, the node awaits a clear space on the ring. When this occurs, the user message is clocked out onto the ring. If an incoming message should be received during the
time the message is being clocked onto the ring, it is shifted into the first register, and clocked out onto the ring at the end of the user message. The nodes are responsible for the removal of their messages when they have circulated around the ring. A monitor/ control unit is not necessary in this type of system. An example of this is the DLCN ring [37].

A comparison of the three types of basic ring system [38] shows that although a Pierce loop allows simultaneous users, a small ring size restricts the number of time slots available, thus restricting the number of simultaneous users. A Newhall loop is superior to a Pierce loop at high mean message arrival rates on small rings. A delay insertion loop allows simultaneous users. However an elaborate protocol may be needed to handle real-time data due to the unpredictable message delays caused by intervening nodes transmitting to the bus. Of the three, only the delay insertion loop has no requirement for a master node at some point on the ring.

Simulations of the performance of the Cambridge ring system \([39,40]\) have shown it to perform well under conditions of low load. However, an increase in the number of nodes on the ring can seriously degrade its handling of real time messages due to the time taken for the signal regeneration at each node. Under conditions of heavy loading the message transmission delay increased towards a guaranteed maximum value. The standard Cambridge ring system uses 38 bit packets, of which a maximum of 16 may be used for data. Thus there is a mimimum inherent overhead of 58 percent in the system.

Linear Bus LANs may be divided into two more general classes, synchronous and asynchronous. The former requires some form centralised control function, whilst the latter uses completely decentralised control. A system which uses decentralised control has a
very high reliability, however at high bus loading the mean message arrival times will be significantly higher than in the centralised control system, due to the bus arbitration techniques used. As already described, the ETHERNET [8] system is an example of a CSMA-CD LAN (Carrier Sense Multiple Access with Collision Detect) in which bus control is achieved by a system of collision detection and random retransmission. In such a system bus utilisation can reach 98 percent under heavy loading [8] using data packets of length 512 bytes or longer. Approximately 21 percent of this traffic is ETHERNET overheads such as packet headers, implying that under these conditions of very high load, useful bus utilisation can exceed 75 percent. However if the size of the packets is reduced whilst maintaining the bus loading, channel utilisation drops dramatically due to the increased number of collisions. If a packet length of 64 bytes is used, utilisation drops to approximately 80 percent, giving a useful bus utilisation of approximately 63 percent. Simulation suggests \([39,40]\) that for the long packets, message transmission delay times can increase by a factor of ten (as compared to low loading), whilst for short packets, the delay can increase by factor of 50. Additionally, there is no error recovery scheme inherent in the design of ETHERNET, thus any additional error recovery messages included in the basic protocol would reduce the utilisation still further.

The ASWE Serial Highway uses a centralised controller. The polling scheme, which is in operation at all times, polls every terminal in turn and represents a constant overhead. A controller poll consists of 7 bytes, as does a Nothing to Transmit response from a terminal. A typical message from a terminal with some data content has a length in the range 12-72 inclusive, and includes 12 bytes of control information. Under conditions of maximum loading, where every
transmission from a terminal is a maximum length information message, the effective channel utilisation is approximately 76 percent. This decreases as the load decreases to 50 percent useful utilisation at 31 percent loading. Their are two major advantages of this system; firstly, the message transmission delay time at high loading is increased by only a factor of six as compared to the low loading situation (for a maximal system consisting 64 terminal units). Secondly, an error recovery scheme is included in the message protocols, and this scheme only necessitates additional bus traffic if an error is detected. In this system, the controller maintains the recovery scheme, and a message backup store is not needed in every transmitting node, as would be the case if a standard ETHERNET system was to include error recovery.

\subsection*{7.3 Improvements to the Basic LAN Technologies}

\section*{7.3:1 Ring LANs}

A great deal- of-research has been carried out- on several areas of the ring LAN technology in an attempt to eradicate some of the more obvious disadvantages. The first of these areas concerns the problems of ring failure due to the malfunction of a ring node or interelement cable. The Litton-DPS system [41] is designed for military applications and incorporates dual redundancy of the ring cabling to decrease the systems' vulnerability. Two cables connect every node on the ring. The primary loop is used for data, whilst the second is used for backup. The bus controller, which may be any unit on the bus, continually monitors bus operation for abnormal conditions. A backup bus controller is also assigned, whose task is to monitor both the bus and the bus controller, and to assume control when it determines that the normal controller has failed. An idle pattern is continually
transmitted on the backup ring to enable its status to be monitored. The failure of any node is easily detected, and those nodes adjacent to the failed node can automatically switch that node out of the ring (Figure 7.3:1a). It is based on a Newhall ring system. The bus controller provides clock synchronisation for the ring, and maintains the 'Go Ahead' token. If more than one node or cable failure occurs, the ring can still function as two or more separate smaller rings, since the bus controller function may be dynamically reassigned. The system is implemented using advanced high speed processors and the current transmission rate of \(20 \mathrm{mbits} / \mathrm{sec}\) can be increased by the replacement of the coaxial cable bus with a fibre-optic bus, with no change to the ring protocols.

The Litton-DPS system has approached the problems of ring vulnerability with the addition of a more complex communications processor at every node. As a possible alternative, work performed at MT [42] suggests a much simpler alternative using a 'Star-Shaped Ring Network'. In a normal Cambridge ring system, the electronic failure of a node is protected against by providing a bypass relay which will connect the input cable to the output cable should the node fail to maintain a signal 'I am functioning correctly'. Unfortunately, should this signal be maintained if the node is not functioning correctly, the bypass relay cannot be activated, and the ring will be rendered unusable. This will then necessitate the local testing of every node to attempt to discover the unit which is malfunctioning. The work performed at MIT recommends the inclusion of a 'wire centre' to which all of the cables are routed, as shown in Figure 7.3:1b. The bypass relays are re-sited at the wire centre and the cabling to every node consists of two ring cables (input and output) and the 'I am functioning' signal. This signal is monitored by the wire centre, as

\section*{LITTON-DPS System}


Dual Ring allows automatic reconfiguration in the event of the fallure of a node.

Figure 7.3.1a


Star Shaped Ring LAN System

Figure 7.3.1b
is the activity on the ring cables. A failure of the signal, or abnormal activity (or lack of activity) on the cables from any node result in the bypass relay being activated. This scheme also allows greater ease of reconfiguration, since there is no need to break the ring to add further nodes. An additional cable need only be connected into the wire centre, and when the node is operational, the relevant bypass relay will be deactivated.

As mentioned, the first approach involves a far more complex communications processor in every node. The second approach is simpler, but more vulnerable since damage or malfunction in the wire centre could cause complete ring failure.

An additional problem in any ring system is that it is impossible to incorporate any type of priority access scheme. This is due to the round robin token passing system which is inherent in a ring network, and in certain applications is a serious drawback.

\section*{7.3:2 Decentralised Control Linear Bus LANs}

ETHERNET has many advantages over a ring system because of its passive bus construction. Its overall bus utilisation and message transmission delay degradation at high loading cannot be significantly improved while still using the original CSMA-CD principles. However, priority access can be included into the ETHERNET system [43]. This allows important information to be transmitted with less delay at times of high bus loading. This priority system functions as follows; each packet is preceded by a preamble signal of length corresponding to its priority. A packet of the lowest priority has no preamble signal. When the channel is busy, a station wanting to transmit a packet waits until the channel becomes idle. When a collision is detected during transmission, the station does not stop transmitting
the packet if the collision is within its preamble period. When the collision becomes undetected during its preamble, the station continues to transmit the packet. This case means that the other packets had priority levels lower than that of its packet. When the station detects collision during the transmission of its packet, it aborts the packet and retransmits it after some random delay. This corresponds to the case when the other packets' priority was higher than that of its packet. In a system using two priority levels, when the ratio of the traffic of the higher level packet to the total traffic is small ( less than 20 percent) the higher level packet is nearly always successfully transmitted after only one trial, even under heavy loading [43].

Motorola have devised a system [44] in which the round-robin polling scheme described in section \(1.1: 2\) has been implemented using completely decentralised control. In normal operation, each node sounds-off in sequence by sending a packet which identifies it as the current user of the channel. All other nodes hear these sound-off packets and synchronise to them. Each node finds its place in the sequence when it is time to sieze the channel. If a node has information to transmit, it sends the data immediately after its sound-off packet, up to a predefined time limit. All other nodes monitor the channel, and can determine when it has finished occupying the channel so that the following user may proceed.

When a user node fails, the other users detect the failure by sensing that the channel has been idle longer than the prescribed waiting time. When this happens, all nodes know who is the next expected user, and update their 'next expected user' counters accordingly. Although the sound-off packets contribute to the system overheads, they do contain message source information which may
therefore be omitted from the information packet. New nodes may be added by updating the user lists at each node.

This system does not need a centralised controller, however one or more of the nodes must have the ability to cause the other nodes to alter their user lists. Since this system is essentially a message slot system, the choice of maximum information packet length will dictate the message transmission delay. A priority scheme cannot be implemented in this system due to the round-robin nature of the access scheme.

In conclusion, in ETHERNET systems, although overall message transmission delay times may be seriously degraded by high bus loading, a great improvement may be achieved for a small percentage of the traffic by the inclusion of a system of message priorities. A sound-off scheme can succesfully be used to decrease this delay time under high loading, however a priority system cannot be implemented. ETHERNET is most efficient under light loading, when very few collisions occur, whilst the sound-off scheme, which is similar in effect to an LAN system with a polling mechanism, is more efficient at higher loadings.

\section*{7.3:2 Centralised Control Linear Bus LANs}

A system designed by Sperry Univac for the Canadian Government utilises multiple bus cabling and reassignable centralised bus control [45]. This system is part of SHINPADS (SHipboard INtegrated Processing And Display System). The key areas of interest in the development of this bus system were bus access time, and transmission system reconfiguration time. There are several bus cables, of which two are used at any time. One is the control channel, the other is the data channel. The former is used solely for the purpose of system control
and reconfiguration, whilst the latter is reserved entirely for message traffic. Bus arbitration is carried out on the control channel, with the net result being a controlled allocation of the other channel for the purpose of sending data. This allows 'pipeline' levels of performance to be achieved on the data channel. Any of the available channels may be used as a control or data channel. The arbitration is carried out by a reassignable bus controller. Each node includes a control processor which can function either as a normal bus node, or as a bus master and bus node. The node assigned to be bus master polls the other nodes and determines their data channel usage requirements. It then dispatches the authority to transmit on the data channel to the node with the highest priority. The node priorities and the frequency of polling of nodes relative to others are under user control. Requests for the use of the data channel fall into one of two categories; immediate and normal. In the immediate mode, the relevant node is given immediate access to the data channel at the end of the current transmission, providing there are no other immediate requests in the controllers queues. In this case the new request is added to the end of the queue. Normal requests are queued according to the priority of the requesting node. The terminal nodes continually monitor the control channel for activity. If no activity is detected for more than a certain period, the activity on all other channels is monitored for normal control activity. Should this be detected, a systematic change of active control channels will take place in the terminal node. If no activity is detected on any channels, then the bus controller function must be reassigned to one of the other nodes. Currently, this reassignment is directed by the user, who may either direct the node to which he is connected to assume bus control, or may direct another node to assume bus control.

In a polled linear bus system, the overheads due to the pollresponse system cause great inefficiency under conditions of light loading. As a possible solution to this problem, an adaptive polling technique has recently been proposed [46,47[. The essence of this technique, which has been designated probing, is to poll groups of terminals rather than individual units. If a member of a group of terminals being probed has a message to transmit, it responds in the affirmative by transmitting on the bus. Upon receiving a positive response to a probe, the controller splits the group into two subgroups and probes each in turn. This process continues until the relevant terminal is isolated. This type of polling system is essentially a tree search. The best system performance may be obtained by dynamically varying the size of the group being polled, according to the probability of a terminal having a message. Thus at times of high loading, the polling system would be similar to that in a pure polling system, whilst in times of light loading, large groups would be polled. Compared to the conventional pollng system, this system will offer substantially improved message transmission delay times at light loadings, and similar delays at heavy loadings.

In conclusion, it can be said that in conditions of high loading, the centralised control bus systems are superior in performance to the decentralised systems. It is very easy to add a priority polling scheme because the controller has complete control over the allocation of bus access. New terminals may be added to the polling system by merely causing the controller to add another terminal to its polling scheme. Unfortunately, the pure polling scheme becomes inefficient when used on a bus with a large number of terminals, and the probing technique described improves the performance of a polled system when there is a large probability that few of the units will have a message to transmit. Due to the fact that
a central controller is used, care must be taken in providing a mechanism for this function to be reassigned after equipment failure. Complete network failure will result should this function not be reassigned.

\subsection*{7.4 A Second Generation ASWE Serial Highway}

It has become obvious during this review of different systems that when faced with similar criteria for the choice of LAN technology, different research groups have made different choices of LAN technology. In general it would appear that when a decision is made to seek an LAN with better characteristics than available from the one currently in use, most groups chose to upgrade their current system, rather than to switch technologies.

In the case of the \(A S H\), it would appear that the original aims of the system designers cannot be fulfilled by a radical technology change. A ring system could.. not offer the system survivability offered by the passive linear bus. It is interesting to note that the LittonDPS system [41[ is being developed for the same type of military applications as the ASH , however its designers consider that it is suitable for this environment. The addition of the second ring cable allows single node or cable failure, however if more failures occur the ring will be segmented into several sections. This is clearly undesirable, when in a linear bus system it would be possible to include a higher level of cable redundancy to protect against a greater number of cable failures.

The CSMA-CD systems offer an attractive alternative to the polled system currently used. However, the uncertainty in message transmission delay times would be a serious problem in a LAN system
primarily concerned with real time data. Additionally, a priority system is essential for the transmission of critical data in military applications. The priority ETHERNET system described would be a possible alternative to the polled system currently being used. It offers the advantage of completely decentralised control and is the best alternative of the asynchronous linear systems.

It is, however, a requirement that the original ASH specification be conformed to as much as is possible. The areas of interest in a second generation ASH are; decentralisation of control function, and decreasing the polling scheme overheads on the bus. A possible solution to the latter is the probing scheme described. The addition of grouping protocols related to the terminal units 'Highway Number' would allow this system to function and necessitate very little change to the basic specification. However, the combination of the probing technique and the SHINPADS serial data bus techniques would provide a very powerful second generation technique. If a probing scheme was used on the control channel it would reduce the data channel access time due to the normal polling system overheads. Also, the since the control and data channels are being operated in parallel, a great increase in message throughput could be achieved.

In the current ASH system, the highway controller is entirely separate, in both hardware and software, from the computers to which the terminal units are connected. Any change in the polling list or polling priorities must be originated by the computer which is host to the highway controller. Adoption of the system suggested above would allow such alterations to be originated from elsewhere in the system, because the controller function would be incorporated into the terminal nodes and its tables could be altered by appropriate instructions to its co-resident terminal node. The controller function
would be duplicated at all the nodes, however only one controller would be active at any time. If that controller should fail, its function could be taken over by another node, possibly on the basis of 'highway number' or possibly by contention access. The present system of error recovery could still be maintained, as could the present protocol system. The control messages would be transmitted on the control bus and the information messages on the data bus. Without the inclusion of the probing scheme or any protocol changes, this would mean that the throughput could be increased dramatically for low loads. By the addition to the protocols of a control message from the terminal units saying 'Yes I have something to transmit' and a message from the controller saying 'Proceed', the throughput under all loading conditions could be improved, due to the fact that while the data bus was in use, the controller could continue its polling cycle until it found a terminal with something to transmit. It would then wait until the current data bus user had completed its transmission, and signal to the relevant terminal node that -it could proceed.

This design change would necessitate a large change in the hardware of the interface. However, several of the inherent problems in the current ASH would be removed, and the survivability of the LAN system would be greatly increased.

\subsection*{7.5 Conclusion}

This section has described in detail various alternative approaches to improving the characteristics of the basic LANs; the ring systems, the decentralised control linear bus systems, and the centralised control linear bus systems. Several of the techniques used are now implemented in working systems, whilst others are still at the simulation stage. It has become obvious that the mingling of different LAN technologies gives a significant improvement as compared to the original systems. A second generation ASWE Serial Highway system has been considered, in which the original specifications are conformed to as closely as possible, and the original design criteria are used in the selection of new techniques. A system based upon a twin channel centralised control system was chosen as the most attractive possibility. This type of system offers a greater system throughput under all loading conditions by operating the control and data channels in parallel. The addition of a completely reassignable controller function, by incorporating the controller function into each of the terminal units, would give a great increase in survivability. An adaptive polling technique, known as probing, is discussed, and it is suggested that its inclusion in the second generation ASH, while necessitating some message format changes, would give an even greater improvement in the low loading message transmission delay time.

\section*{Chapter 8}

\section*{Conclusion}

Distributed computing systems fall into two categories, loosely and tightly coupled. The loosely coupled systems normally communicate via a serial cable, and are known as Local Area Networks. These distributed systems are used as replacements for large single mainframes, as the distribution of hardware and software greatly improves the systems' survivability and eases the initial testing. Most LAN systems currently under development fall into one of two categories, ring or linear bus.

ASWE have developed their own LAN for naval applications in the late 1980s and 1990s. It is based on a linear bus LAN with a central controller. The addition of redundancy of the controller function and the cabling gives greater system survivability. Ths system has been used as a laboratory test bed for some time, and the basic principles of operation have been well proved. It is implemented using high speed bipolar bit-slice microprocessors in dedicated front-end processors. These FEPs communicate with their minicomputer hosts via an area of shared memory.

There are several alternative LAN technologies available. Ring LANs are most suited to office applications using short rings, where the delays introduced by signal regeneration at every node are not significant, owing to the non real-time nature of the messages. Also, the ring LANs are very vulnerable to cable or node failure, and if they are to be used in military applications great care must be taken over the provision of redundant signal paths to protect the integrity of the system. Although this type of LAN theoretically has the advantage of completely distributed control, in practice most of the common systems have a monitor/ control station to supervise the LANs
activity.
Linear bus LANs are more suited to military applications than ring LANs due to the possibility of using a passive bus (no signal regeneration at nodes). There are two possible types of linear bus LANs, those with decentralised control, such as ETHERNET, and those with centralised control, such as the \(A S H\). The former has greater survivability, whilst the latter performs better in conditions of high bus loading.

This thesis has described the replacement of the minicomputer hosts normally used with the ASH by microcomputer hosts based around Motorola's MC68000 l6bit microprocessor. This replacement gave an enormous reduction in size, allowing the new system to be installed on board a ship. Tests were performed on the integrity of this system whilst the ship was performing normal manoevres. Analysis of these results has given the first performance data on the ASH system when used in the environment for which it was designed. It performed perfectly at all-times, and there was no indication that any of the error protection systems currently employed would need to be changed.

As part of this system, a portable highway controller was developed. This aroused considerable interest within ASWE, as it was able to perform all of the functions which are currently performed by a highway controller FEP with a Ferranti Argus host, at a fraction of the current cost and size. Separate trials of this unit have been performed at ASWE, over long periods of time (months). These have indicated that the unit performs to its specifications, and a new controller unit may be manufactured based upon the highway controller designed and built at Durham.

A review of work currently being performed in the LAN field has been carried out. The shortcomings of each type of LAN system are
being reduced by mingling the different technologies. It is suggested that a combination of two of the 'new generation' LAN systems with the ASH, would give substantial performance increases, with the need for minimal specification changes. This new system would have multiple redundant linear buses, and would use two simultaneously. One channel would be used for control information and the other for data. This would allow 'pipeline' levels of performance to be achieved on the data channel.

To conclude, LAN technology has advanced alongside the ever increasing demands for greater speed, reconfigurability and survivability of distributed computing systems. However, as these demands grow ever greater and more difficult to realise, it is necessary to make modifications to the basic LAN technology. In order to further improve the ASWE Serial Highway system, it will be necessary to perform substantial changes in the basic system. The ASH is now ten years old, and very few of the other LAN systems have survived that length of time without major alterations.

\section*{Notes on publications by the author:-}
"Boost \(\mu \mathrm{P}\)-board memory capacity with simple hardware changes"
D. Cowan, EDI, 29th October 1981, pp 197-198.

\section*{Bibliography}
[1] F.G. Heart et al "The Interface Message Processor for the ARPA Computer Network" AFIPS Conf. Proc. SJCC 36, June 1970.
[2] H. Frank, I.T. Frisch, W.S. Chou "Topological Considerations in the Design of the ARPA Computer Network" AFIPS Conf. Proc. SJCC 36, June 1970.
[3] D.J. Farber "Networks: An Introduction" Datamation, April 1972, pp 36-39.
[4] E.G. Rawson, R.M. Metcalfe "FIBERNET: Multimode Optical Fibers for Local Computer Networks" IEEE Trans. Comm. 26, 7 (July 1978) pp 983-990.
[5] MIL-STD-1553B, 21 September 1978 (Aircraft Internal Time Division Command/ Response Multiplex Data Bus, DoD, Washington, D.C.)
[6] K. Lunn, K.H. Bennett "Message Transport on the Cambridge Ring- a Simulation", Software-practical and experimental (GB), Vol 11, part 7, 1981, pp 711-716.
[7] R.M. Metcalfe, D.R. Boggs "Ethernet: Distributed Packet Switching for Local Computer Networks", Comm. ACM. 19, 7 July 1979.
[8] J.F. Shoch, J.A. Hupp "Measured Performance of an Ethernet Local Area Network" Comm. ACM 23, December 1980.
[9] N.Abramson "The ALOHA System- another alternative for computer communications" Proc. 1977 Fall Joint Comp. Conf. 37, AFIPS Press pp 281-285.
[10] N.Abramson "The Throughput of Packet Switching Braodcasting Channels" IEEE Trans. Comm. 25, Jan 1977, pp 117-128.
[11] Defence Standard 00-19/ Issue 1, Ministry of Defence, 19th January 1981.
[12] "The AMD2900 Family Data Book" AMD, 1979.
[13] J. Mick, J. Brick "Bit-Slice Microprocessor Design", McGraw-Hill, 1980.
[14] R.D. Weatherby "Mini Link X2901 Cross Assembler" Cambridge Consultants Ltd. report, December 1976.
[15] C.T. Spracklen "Durham University-ASWE Minilink Simulator" Durham University report, August 1978.
[16] M.Stainsby "Specification of the Software Interface to the Highway Controller (Version 6), Draft 3, 2nd May 1980, ASWE report.
[17] D.M. Ritchie, K.Thompson "The Unix Time Sharing System" Comm. ACM 17, July 1974, pp 365-375.
[18] K.L. Hunt, R.J. Firth "Guide to Coral-66 on the PDP11-45" RMCS, February 1976.
[19] "Official Definition of CORAL 66" Ministry of Technology, HMSO, 1970.
[20] "RT-11 System Reference Manual" Digital Equipment Corp. 1976.
[21] "NOVA Line Computers" Data General, 1979.
[22] "Real Time Disk Operating System (RDOS) Reference Manual" Data General, 1979.
[23] "MC6809 Preliminary Programming Manual" Motorola Inc. 1979.
[24] "The MSI 6800 Computer System" Midwest Scientific Instruments Inc. 1977.
[25] "DOS-69" Smoke Signal Broadcasting, 1980.
[26] "MC68000 Design Module, Users Guide" Motorola Inc. 1979.
[27] "MC68000, 16-Bit Microprocessor, Users Manual" Motorola Inc. 1979
[28] G. Kane, D. Hawkins, L. Leventhal "68000 Assembly Language Programming" OSBORNE/ McGraw-Hill, 1981.
[29] "Microcomputer Components" Motorola Inc. 1979.
[30] C.H. Moore "Forth: A New Way to Program a Minicomputer" Astron. Astrophys. Supp. 15, pp497-511 1974.
[31] E.D. Rather "Forth: A Fresh Approach to Programming" Forth Inc. 1977.
[32] D. Cowan, C.T. Spracklen "Annual Report, 1981" Durham University, 1981.
[33] "Feltec LCD Display" Feltec, 1981.
[34] J.R. Pierce "Network for Block Switching of Data" BSTJ 51, 6, July-August 1972.
[35] W.D. Farmer, E.E. Newhall "An Experimental Distributed Switching System to Handle Bursty Computer Traffic" Proc. ACM Symp. on Problems in the Organisation of Data Comms. October 1969, pp 1-34.
[36] E.R. Hafner et al "A Digital Loop Communications System" IEEE Trans. Comm. 23 June 1974, pp 877-881.
[37] A.B. Gojko et al "A Performance Study of the Distributed Loop Computer Network (DLCN)" Proc. Comp. Networking Symposium, NBS 15 December 1977.
[38] P.A. Willis "Data Buses and Distributed Data Processing in U.S. Navy Ships" Naval Surface Weapons Center/ Dahlgren, Spetember 1981.
[39] G.S. Blair "A Performance Study of the Cambridge Ring" Computer Networks, 6 (1982) pp 13-20.
[40] M.V. Wilkes, D.J. Wheeler "The Cambridge Digital Communications Ring" Local Area Comms. Network Symp. Boston May 1979.
[41] R. Mauriello "A Distributed Processing System for Military Applications" Computer Design, Sept-Nov 1980.
[42] J.H. Slatzer, K.T. Pogan "A Star-Shaped Ring Network with High Maintainability" Comp. Networks 4, 1980, pp 239-244.
[43] I. Iida et al "Random Access Packet Switched Local Computer Network with Priority Function" IEEE Telecomms. Conf. 30 Nov 1980, pp 37.41-6.
[44] D.Scavezze "Nodes Sound-Off to Control Access to Local Network" Electronics (USA) 1981, 54, 12, pp 176-181.
[45] S.C. Andersen "A Serial Data Bus Control Method" Comp. Networks 3, 1979, pp 361-372.
[46] J.F. Hayes "An Adaptive Technique for Local Distribution" IEEE Trans. Comm. 26, Aug 1978, pp 1178-1186.
[47] J.F. Hayes "Local Distribution in Computer Communications" IEEE Comms.
[48] A.K. Agrawal, V.V. Vadakan "Jet Propulsion Local Area Network (JPLAN)" 2nd Conf. on Dist. Comp. Systems. Paris, 8th April 1981, pp 360-368.
[49] M.A. Dineson "Broadband Local Area Networks Enhance Communication Design" EDN, 1981, 26, 5, pp 77-85.
[50] D.D. Clark et al "An Introduction to Local Area Networks" Proc. IEEE, 66, llth November 1978, pp 1497-1517.
[51] A.K. Mok, S.A. Ward "Distributed Broadcast Channel Access" Comp. Networks, 3, 1979, pp 327-335.
[52] W.B. Watson "Simulation Study of the Traffic Dependant Performance of a Prioritised CSMA Braodcast Network" Comp. Networks, 3, 1979, pp 427-434.
[53] S.S. Lam "A Carrier Sense Multiple Access Protocol for Local Area Networks" Comp. Networks, 4, 1980, pp 21-32.
[54] F.A. Tobagi, V.B. Hunt "Performance Analysis of Carrier Sense Multiple Access with Collision Detect" Comp. Networks, 4, 1980, pp 245-259.
[55] J.F. Shoch "Carrying Voice Traffic Through an ETHERNET Local Network- A General Overview" Int. Workshop on Local Area Comp. Networks, Zurich, Aug 1980.
[56] J.F. Shoch "An Annotated Bibliography on Local Computer Networks" XEROX, Palo Alto, 1980.
[57] T.D. Wells, M.G. Stainsby "ADNET: An Experimental Information Distribution System" ASWE, XCC, October 1978.

APPENDIX A
Program Listings

```

    PROCRATMER
    044
0446
\#CHEKL% FONECK FOR FLAG IN A REGISTER LOW*
0140 EE FS3O
016527
01671A
lll
F530

* LDD
\#CHEKL审
0443

```

        PROCRAMMER


\begin{tabular}{|c|c|c|}
\hline PIA & EQU & F538 \\
\hline
\end{tabular}




PROGRAMMER


PAGE \(0.14 \bar{z}: \overline{\text { PROGZ.TXT }} 5586809\) ASSEMBLER


PROGRAMIER
\begin{tabular}{|c|c|c|c|c|c|}
\hline 00895 & 0508 & 20 & & FCC &  \\
\hline 00994 & osee & OD & & FCD & -OD.00A \\
\hline 00897 & 0sFo & 00 & & FCB & 000 \\
\hline 00898 & 0sF 1 & 20 & STR16 & FCC & 1771 \\
\hline 00899 & 05F4 & OD & & FCB & -0D \\
\hline 00900 & 05F5 & OA & & FCD & -0A \\
\hline 00901 & 05F6 & 00 & & FCB & 00 \\
\hline 00902 & 05F7 & 0000 & DTBEND & FDB & -0000 \\
\hline 00903 & 05F9 & 1.0046 & AFCE & RMB & 166 \\
\hline 00904 & 069F & 0000 & TOP & FDB & 00000 \\
\hline 00905 & 06A1 & 0002 & BOt & RMB & 2 \\
\hline 00906 & 06A3 & 0002 & HICH & RMP & 2 \\
\hline 00907 & OBAS & 0001 & MASK & RMB & 1 \\
\hline 00908 & OBAC & 0001 & AFIELD & RMB & 1 \\
\hline 00909 & OSA7 & 0002 & OPBYTE & RMB & 2 \\
\hline 00910 & 0 -6A9 & 0200 & DTABLE & RMB & .200 \\
\hline 00911 & & & & END & \\
\hline
\end{tabular}
2) Computer Communications Programs.
```

015 2:PROGZ.TXT S5B 6日09 ASSEMBLEA
Procramimea

```



2) \(\mathrm{SI} \times \mathrm{TH}\) dictionary.

1000 CONSTANT EQUATES
EQUATES 2 ＋CONSTANT ACII
ACII 4 COWSTANT ACI2
ACI2 10 ＋CONSTANT MSTCK
MSTCK 4 CONSTANT DOSTK
DOSTK \(4+\) CONSTANT PREF
PREFIX \(2+\) CONSTANT ST
｜sT \(2+\) COWSTANT WB
WE \(2+\) CONSTANT WE
WE \(2+\) CONSTANT DL
OL \(2+\) CONSTANT LAST
LAST 2 ＋CONSTANT RDX
RDX 2 ＋CONSTANT NFLAG
NFLAG 2 ＋CONSTANT DP
STATE 2 ＋CONSTANT OPSTM
OPSTK 4＋CONSTANT FRELO
FRELO 2 ＋CONSTANT PORT
PORT 4 ＋CONSTANT CTIME
－CONSTANT O
1 CONSTANT 1
2 CONSTANT 2
3 CONSTANT 3

OCT 9 RDX IW：
HEX 10 ADX 1 H
DEC A RDX IW：
DUP POP PUSH PUSH
DAOP POP ：
OUER SWMP DUP POP STK SWAP UNST PUSH：
ROT SUAP POP STK SWAP UNST PUSH ；
MEAE DP OW ：
1－1－i
1＋1＋；
1 IW：
－ 0 ：
－ 1 DUP \(1+\) smap 1 ：
DP1 DP 1 DP \(2+D P 1\) ：
HMM WORD MUMBER：
197 LEFT 2 LEFT ；


MOVE ITHEDIATE 2000 WNHYZ ：
SUB IMMEDIATE 9000 WNWH2；
SUBW IMNEDIATE 9040 WNUMZ
AND IMHEDIATE COEO WNMMZ ：
PSHS IMHEDIATE 2FOO DPI；
PULS IMMEDIATE \(201 F\) DPI
MASK POP MOVE O 1 POP MND 10 PUSH：
B2 6000 ＋DPI HERE DUP 0 DPI ROT POP MOVE 01 POP SUBW 10 PUSH SWAP 1 ；
BRA IMMEDIATE 0000 DZ ；
PEQ IMMEDIATE OTOO BZ ：
ONE IMMEDIATE 0600 D2 ：
DLE IMWEDIATE OFOO DZ ；
BGT IMMEDIATE OEOO 82：
DCE IMMEDIATE OCOO BZ：
BPL IMMEDIATE OAOO D2 ；
DLT IMMEDIATE ODOO BZ ：
RTE IMNEDIATE AET3 DPI
FRAME IMMEDIATE 4EE7 DPI FFFE DPI：

SYRES IMMEDIATE \(4 E 70\) DP：：
ENINT IMMEDIATE OZ7C DPI FBFF DPI
DISINT IMMEDIATE \(007 C\) DPI 0700 DPI；
－int Immediate integer ：
CALL HEBE DPI
－IMMEDIATE 4EBE DPI WORD FIND E＋DPI
－IMMEDIATE WORD FIND E＋
－\(>\) IMMEDIATE CALL © CALL IINT DPI WORD FIND E＋；
＜－IMMEDIATE INTEGER \(\rightarrow\) DPI INT DPI ：
\＆DO PDP STK POP STK POP STK
－LOOP UNST UNST UNST
DO IMMEDIATE 2DSC DFI O DPI MERE 0 DPI \(m\) 》 《DO 《－MEAE
RLOOP UNST PUSH MOVE 0 S UNST PUSH SUD \(051+\) POP STK POP STK MOVE 50

ADOAT LODP PULS ：
NEXT PULS UNST PSHS UNST PSHS UNST PUSH STK PLLS STK PULS STK E－POP PS STOP PULS UNST PUSH UNST PUSH UNST PGHS STK POP STK POP STK；
GUIT PULS
I UNST PSHS UNST PUSH STK PULS STK ；
SK IMMEDIATE WNUM HERE＋；
－POP MOVE 01 POP SUB 10 5K C bea 0 SK G bRA 1 pop
，POP MOVE 01 POP SUB 1 O \(5 K\) C BGT 0 SK \(日\) BRA 1 POP
\(<\) POP MOUE \(O 1\) POP SUB 10 SK C 日LT O SK G BRA 1 POP ： －CRLF
BASE RDX OUP DEC RDX 1
－05KIP MOUE 0 I HERE B + BEQ 4EFE DPI 0 DPI ：
\(>\) OSKIP MOVE 01 HERE + ＋BGT \(4 E F E\) DPI \(O\) DPI；
IF IMMEDIATE＞OSKIP HEHE 2 －；
THEN IMMEDIATE HERE SWAP 1 ；
ELSE TMMEDIATE \(4 E F E\) DPI O DPI THEN HERE 2 －；
－\(\langle\) OUER OUER 〈 TF DROP DROP ELSE－THEN ；
＞O OUER OUER \(>\) IF DROP DROP ELSE－THEN ：
〈 \({ }^{\text {P }}\) OVER OUER＜IF SWAP THEN ；
GYTE DUP QE SWAF \(1+\) SWAP
1 IMMEDIATE WB D DUP 1001 DO BYTE \(29-1 F\) DROP I＋WE 1 ABOAT THEN LOOP DROP DROP ；
ARRAY IMMEDIATE 2 中 DUP DUP 2D3C DPI O DPI DP

CTIME O＋CONSTANT GT
GT \(4+\) CONSTANT STZ
STZ \(4+\) CONSTANT WIDTH
DELIM WORD WB O DUP GT I GT 1 I QB：
FILL O WIDTH I DP O \(10+5 T 2\) I DELIM 1001 DO CT O OE CT 1
OUER QUER－IF DROP DRUP WIDTH OGT O WE IO \(5 T 2\) IT IB ABORT THEN WIDTH－i STZ \(1 B 5 T 2 \cdot 1\) LOOP：＇FILLS AFTER THE RTS， STAING IMMEDIATE FILL \(1+2,0\) ARRAY
LOC WORD FIND； \(\operatorname{SPACE} 20\) TO LOCATESA WOHD IN THE DICTIONARY，
SPACE 20 TO： 1 TYPE 1 SPACES
LIST DO I OB＇．SPACE LOOP： 1 MEMDRY DUMP \(\mid\)
SAY TYPE
STRI STRING XTHERE ARE X ：
STRZ STRING X DEEIFINITIONS
DEFN DUP \(O B\) ．SPACE \(1+\) DUP MB． \(1+\) SPACE：
NAME 30 DO DUP I + OB TO LOOP ；
STR3 STRING XNCIT FOUND \(x\) ：
STR4 ETRING XDEFINITION REPTX ；
BEGIN IMMEDIATE HERE；
END IMMEDIATE 4EFE DPI DPI：
```

INTER PULS EQUATES O POP PSHS: I JMP TO INTERPRET LOOP ,
MACSBUC PULS 20I3A POP PSHS: , JMPS STRAICHT TO MACS CLI ,
SERROR CRLF STRING XERRORY SAY CRLF INTEA ; I TRAP ERRON,
SABORT CRLF STRING SABORTX SAY
CRLF INTER: ; ABORT BUTTON MANDLEA I
.K UARIABLE:
KEEP WOAD FIND .K 1 ; 1 WAITE PROTECTS DICTIONARY.SPACE 1
UHAT CRLF DL O 1000 1 DO DUP DUP. SPACE DEFN NAME SWAP
A IF DROP ABORT TKEN 4 + CRLF DUP O O IF STRI SAY
RDX D DEC I. RDX I STAZ SAY
DROP ABORT THEN LOOP DROP
FGRCET WORD FIND DUP O-IF
CRLF DROP STR3 SAY ELSE DUP .K O O< IF
CRLF DROP STR4 SAY ELSE DUP DP | 6 + O DL I
THEN THEN: (FORGETS ALL DEFNS UP TO THE SELECTED ONE (
( INTEARUPT STLFFF '
INSTALL \& 60 + LOC E + 5WAP IL:
STORE VARIABLE ;
SETUP SYRES
DISINT O STORE | LOCATE SERROR IINT O
100 1 DO DUP STORE O + + DUP STORE 1
IL LOOP DAOP LOCATE SABORT
CINT E + TC IL I LOADS UP VECTGR AREA
( ACIA SMAPPING STUFF ,
CHECK BEGIN CHIN PUSH O2 - IF ABORT THEN END
ACL 3 OUER IB 15 SWAP IB:
A1 ACII OL PORT IL
A2 ACI2 OL PORT IL;
STR WORD LENGTH PUSH WD
TI ACII UL ACL ;
T2 ACI2 OL ACL;
TARNS ACII OL 5S OUER 18.FD SWAP 2 + 1B;
PZ TRANS CHECK T1 T2,
( NEN OPEN COWHAND STUFF FOR ANY FILE (
COM_LINE STR STRING EI:LD \& AZ TYPE TYPE OD TO ;
WAIT EEGIN CHIN PUSH OD - IF ABORT THEN END
REP-TEST DEGIN CHIN PUSH DUP 41 O IF POP 1 ABORT ELSE SE - IF O ABORT THEN THE:I
OPEN COM_LINE WAIT REP_TEST AI DUP O O IF STRING \& FAILED E SAY THEN:
G A1 5TAING KEOF FOUNDX SAY RESTART : , RUBOUT COMMAND FOR EOF ,
MENDFILE O FRELO I AZ 1B TO A1
COMPILE OPEN O = IF MENDFILE ABORT THEN RELOAD
SETUP
RESTART

```

\section*{Chapter 5 Listings}
1) Portable Controller Program.

\section*{000 COWSTANT PT}

PT COWSTANT CTUSW
CTUSW 2 + CONSTANT CTUCW
CTUCN 2 - CONSTANT PTPT
PTPT \(2+\) CONSTANT PTES
PTES 2 CONSTMNT PTST
PTSE 2 t CONSTANT PYST
TYEP CONSTNT QEC
arce 4 CONSTANT REC
ac \(2+\) CONSTANT NRC
ac \(2+\) CONSTANT OTA
NTA 2 CONSTANT OT
TA \(2+\)
THE \(2+\) constant it

\section*{TA \(2+\) COMSTANT IT}
'status tagle,
COO CONSTANT STT
(SIEE STORE
AOO CONSTANT MSS

1 DUFFER STORE 1
NOOO CONSTANT ES
'POLLING TABLES I
900 CONSTANT PTA
COMSTANT PTE
( PRIMARY TADLE POINTER
(CONTROLLER TERMIMAL UNIT 5TATUS WORD)
( CONTROLLER TERMIMAL UNIT CONTROL WOAD ,
( CONTROLLEA TEAMINAL UNIT C
( POINTEA TO POLLING TABLE,
- pointer to status store
- POINTER TO STATUS STORE
( SELF TEST SCRATCHPAD 1
( SELF TEST SCRATCHPAD '
- AEPEAT COUNTEA !

NULL REPEAT CONUNTER
(OUT TIME
OUT TIME
1 IN TIME AUAILABLE
(IN TIME )
: OEYTE: DUP SFF4Z IB BFF42 GH OUEA - IF DNOP ELSE:
 CNIT-FEL \(7 F\) DO 20 OBYTE LOOP; CLEAR UNE ENTIRE BLFFEN , INITFEL OO CABZ IBFF DREZ IB OC CREZ IB, ALL OUTFUTS I GG OBYTE EZ OBYTE CLFFEL GA OBYTE , CLEAR BUFFA, G日 OBYTE AZ OUYTE CL•FEL BI OBYTE QO OBYTE OO OHYTE

I clear buffz
( REset cursoa PT• UARIABLE : ( BUFFER POINTER FOR FELTEC ,
SCROLL 84 OBYTE OUYTE: 62 OBYTE IF 0 DO 20 OBYTE LCOP 91 OUYTE PT•FEL PT• DUP \(G\) 7F MASK DUF IF MASK 0 - IF DUP SCROLL THEM 5WAP T_DIS VARIABLE ; 1 CURHENT IISPLAY TYPEE
FEL.CL OE OBYTE EZ OAYTE CL.FEL QL OBYTE YO OBYTE O OBYTE O PT• 10 OUT•FEL PUSH DLP DUP A - IF DHOP 'IGNONE LF,

ELSE DUP D - IF DROP PY: \(20+\triangle 0\) MASK PT
ELSE DUP DE =IF DROA PT. DUP 120 MASK P IF DROF PT DUP A 1 -
9O OEYTE PT. OUYTE
ELSE
PTPFE G 4 OBYTE OBYTE GZ OGYTE OBYTE GI OBYTE PT - 90 OBYTE OEYTE

THEN THEN POP; THEN 1 LEAVE CHAR IN dO FDR bUFF,
( REAL time clock 1
3 CO2O CONSTANT CLOCK (ADDHESS O OF REAL TYME CLOCK,
INU - 1 SWAP - ; 1 DAT FHOM CLOCK 15 COMPLIMENTED
. INU F MASK: ; \(\quad\) 'AND ONLY LOWER THREE BITS IS VALID \({ }^{\prime}\),
AINU INU F MASK ;
CCLEAK 2 \# CLOCK + 0 INU SWAP 1 : 1 CLEARS A CLOCK LOCATIOM
CREAD 2 (CLOCK +0 , READS FHOM A CLOCK LOCATION,
STOPCLOCK O INU CLOCK E \(2+1\) +
GOCLOCK 0 INU CLOCK 1 I INU CLOCK E \(2 *+1\).
CSTORE 2 * CLOCK + SWAP INU SWAP 1 ; ( STOKES DATA AT CLDCK LOCN , STOD STOPCLOCK 1 O WO ELFFER WNUM C I -- CSTOHE LOMP

S O DO BUFFE:R WNUM o - CSTOHE LOOP COCLOCK I SCT A NEW 4 INU INU F MASK
_CREAD 101 DO DUP CREAD DUP \(4 I N G F\) MASK F \& IF SWAP DKOF ABOHT THEN DHOP LOOP SWAP DROP
GTOD 91 DO 1 _CREAD 4 INU LOOP \(C E\) DO I _CREAD 4 INU LOOF:

2 COMSTANT CO
COWSTANT CSTOP
- CONSTANT OFFINT

4 CONSTANT ONINT
7 CONETANT RESET
stant terminal unit
© STOP TERMIMAL UNIT ,
SWITCH OFF INTERRUPTS
SWITCH ON MND CLEAA INTEARUPTS
GESET AND HALT TERMINAL UNIT,

\section*{(FEltec lCo daiveas '}

IFF4O CONSTANT PIA
PIA 2 t CONSTANT DREZ
PIA + CONSTANT CRAZ
PIA + CONSTANT CREZ
( POLLING TABLE A
( Polling table 1

TIME GTOD 51 DO . . 3A TO LOOP
3A TO LOOR.
( Heriway conthollen dixvers 1
-NAK \(2 \pm\) STT + 4000 MASK 4000 , 1 STACKS NAK OIT FOA A TE:KMINA
 -IMM 2 * STYT + UFF MASK: (STACKL INFGHMATION MONITOR ,

( GET ALL STATUS ON A PAATICULAA TEHMINAL,
-GTSTATS DUP ©IMM SWAP DUP EMM SWAP DUP ©NH SWAF ENAK:
1 OHDEK OFFF STACK \(\rightarrow\) NAK, NH.EM, IMM,

CONTROLLER STATUS 1

\footnotetext{
-STOF CTUSW 1 MASK : 1 STACKS STAKT/ETOP BIT
-ACTIVE CTUSW 2 MASK 21 : 1 STACKS ACTIVEIPASSIVE bIT, -OGP CTUSW -4 MASK 4, ; 1 STACKS OUEHAIDE GO PASSIVE BIT,
}

\section*{Chapter 6 Listings}
1) Master terminal Unit Program.
```

NEW MASTER LNIT SOFTWARE I
DESTINED FOR THE SHIP TRIALS I
JMMUAHY 1902,
IMCLUDES REUISION TO ALLOW LSE OF MTP EXTENSION BIT
( INCLUDES BOTH BLOCK AND SHORT MESSACE TESTS ;
1. AEUISION 2.1 10/1/82
\& LONGER REPONTS TO ALLON DECENT STATUS
, REPORTS IN SMST,
| STOREIT AND DOIT INCLUDED IN THIS ONE |
( TERMIMAL UNIT PRIMARY TABLE,
.AOO CONSTANT PN_TAB
PR_TAS CONSTANT IN_INT
IN_INT 1 + CONSTANT IN_NO
IN_NO 2. + CONSTANT IN_POS
IN_POS 1 + CONSTANT IN_TAS
IN_TAO 2 + CONSTANT O_INT
O_INT 2 + CONSTANT O_NO
O_NO 2 + CONSTANT O_POS
O_POS }1+\mathrm{ CONSTANT O_TAB
O_TAD 2 + CONSTANT MES_TAD
MES_TAB 40 + CONSTANT HW_NO
HW_NO 2 + CONSTANT RE_COUNT
RE_COUNT 2 + CONSTANT DAT_STARU
DAT_STARU 2 + CONSTANT RETR_COUNT
RETR_COUNT 2 + CONSTANT BUF_OUER
M_OV STAT + CONSTANTSNNGLK_STAT
IN_BLK_STAT 2 \& CONSTANT IN_BLK_SOUACE
IN_DLK_SOURCE 2 + CONSTANT IN_BLK_TOTAL
IN_MK_TOTAL I + CONSTANT IN_BLK_TOT_RECUD
IN_DLK_TOT_RECUD 2 \& CONSTANT IN_BLK_ADDRESS
IN_DLK_ADDNESS 2 + CONSTANT O_BLK_STAT
O-DLK_STAT 3 + CONSTANT O_ELK_DESTIN
O_BLK_DESTIN I 1 + CONSTANT O_DLK_TOT
O_BLK_TOT 1 + CONSTANT O_BLK_TOT_TXD
O_OLN_TOT_TXD 1 + CONSTANT O_BLK_START
( END OF PRIMARY TABLE I
( IN TABLE )
I MASK FOR A SINGLE BUFFEA AREA,
( AELATIUE TO START OF BUFFER,
1 CONSTANT IN_BLF_LEN
IN_DUF_LEN 2 + CONSTANT IN_DESY
IN-GEST '1 + CONSTANT IN_SOURCE
IN TYPE 2 + CONSTANT YM O-TT
( Out table )
MASK FOR A SIMGLE DLFFER AREA,
| RELATIVE TO START OF guFFER,
1 CONSTANT O_DUF_LEN
O_BUF_LEN 1 + CONSTANT O_DEST
O_DEST 2 + CONSTANT O_TYPE
O_TYPE 2 + CONSTANT O_DAT_BUF

```
( CHANNEL CONTROL WORD 1
3COOO CONSTANT CCW
( CONTROL WORDS ,
2. CONSTANT CO

3 CONSTANT CSTOP
4 CONSTANT OFFINT
5 CONSTANT ONINT
7 CONSTANT REGET
( START TERMINAL UNIT ,
( STOP TERMINAL UNIT '
SWITCH OFF INTERRUPTS,
SWITCH ON AND CLEAR INTERRUPTS ,
RESET AND HALT TERMINAL UNIT ।
( BITS TO CONTROL TERMINAL UNIT
```

40 5900 : IN_TABLE TABLE ;
40 5DOO : OUT-TABLE TABLE';
OUT_BUF_NO UARIABLE;',GEK'S HECORD OF NEXT fREE BUFFER,
GET_BUF OUT_BUF_NO DUP 1 1 +F MASK SWAP 1;
CLZ DO O I IB LOOP ;
( MEsSagE SEND ROUTINE )
SEND OUT_TABLE C OUT_BUF_NO O O_BUF_LENS OB
O - IF TAT 'GUFFER IS FREE SO CARRY ON,'
OUT_TABLE C OUT_BLF_NO O5, DUP 5 - CLZ
OUT_TABLE C OUT_BUF_NO O O_TYPE,',' MESSAGE TYPE ,
OLT_TABLE C OUT_BUF_NO O_DEST, IB I DESTINATION I
UER O
OUT_TABLE C OUT_BUF NO O O_DAT_BUF I \& ID LOOP DROP
+2/3 + 3F MASK OUT_TABLE`COUT_BUF_NO O_OUF_LEN J IB
GET_BUF
ELSE POP POP POP POP
THEN

```
( block meceive and transmit houtines,
```

TOTGREM
( GET SUB-block tOTAL AND REMAINDER (
1 + 2 / FFFF MASK
SUB-BLOCK TOTALD COUNT'
20, DUP SWAP I SUB-blOCK TOTAL,
B0, 2OO, MASK, REMAINDER I

```
BLK_SEND O_BLK_STAT OOOO MASK O - IF
    O_BLK_STAT EOOO MASK O I IF
O_BLK_STAAT O_BLK_STAT CLZ
O_BLK_DESTIN IB
    O_BLK_DESTIN IB , BESTINATION
    2 I START ADDRES5
    TOTEREM
    O_BLK_STAT 1
    OO O_BLK_STAT IB I GO CO CO 1
    ELSE DROP DRQP DROP , GET RID OF PARAMS I
    THEN
;

BLK_REC IN_BLK_STAT O 8000 MASK 0 - IF
        DROP DROP DROP 1 CET RID OF UNWANTED PARAMS,
DROP DROP DROP 1 CET RID OF UNWANTED PARAM
ELSE O IN BLK \(5 T A T 2+1 L\)
```

HUN A TEST SUNITS ALREADY SETUP CORPECTLY

```

```

        REGIM
    ( SET ALL POINTERS TO ZERO 
    | THIS IS WHAT WE CAME FOR,
        0000 O DO BR.TX LOOP ( DO A FEW TRANSMISSIONS :
    OD TO TEST_BYTE
BUF?
END
S SETUP ;
SETUP 52 O MAITING 1 RESET*REP ACIZ OL 2 + OD ;
SHONT MESSAGE SOAK TESTS,
( ASWE SHIP TRIALS ,
( REVISION 2.O JANUARY 2902 (
AMALYSE CODE
9482 SUR.L DZ,DZ
24602 MOUE.L DZ,D3
2002 MOVE.L D2,D4
265E MOVE.L (AG)+,A3
245E MOVEL (AG)+,A2
221E MOUE.L (A6)+,D
3601 A MOUE.W DI,D3
381B MOUE.W (A3)+,D4
8943 EOR.W D4.D3
OTOA BEG.5B
6T0A BEG.S.B,D2
S242 ADDG C1,D2
B47C CAP -89,D
O009 BCE.S D. MOUE.L D3.-(AG)
5241 ADDG \&1.D1
BSCB CMP.L AJ.AZ
GSEB BGCE.S A
2DOZ MOUE.L DZ,-(AB)
4ETS RTS
: M_DYTE UAAIABLE : START CONSTANT M_START MTP, USED TO GENERATE MESSAGESS',
OR.START CONSTMNT M_STAMT
39 CONSTANT M_LENCTH
M_START M_LENGTN + CONSTANT M_END OF UNITS IN THIS TEST ,
ccang uanIADLE:
SME* X_COM \& UNITSI \&
SME SME. MN_NO O DISSECT
DUP 1 - IF DROP OUER ID
CLGE 2 - IF ROT OVEA 2 + ID SWAP OVER 1% TMEN THEN
O O SEND
MAIT_A_MNILE 4000 1 DO LOOP ;

```

UNITSI U_PGINT F UCOUNT O J
UCQUNT •1 ; 1 STORE ANGTHER TERMINAL NUMBER ,
M.GEN M_BYTE EF MASK DUP E LEFT + ( FORM GENERATOR , M_END M_START BK. GEN :
: M.SEND DUP M.GEN DROP M_LENGTH M_START
        ROT ROT M_BYTE OFF MASK
        \(100+5 E N D\)
( SET TYPE EXTENSION BIT , \(100+5 E N D\)
M_BYTE 1 ;
hep-no varitable ;
D : AEP ARRAY
```

M.SAVE E - 2 % C + REP SWAP DROP + 1 ; 1 INC MESSAGE COUNT ,
RX_WAIT O FLAG I 4000 O DO RECEIUE O - IF STOP
ELSE I FLAC I
THEN LOOP ;
ERRORTOT UARIABLE :
CL_REP REP DUP 15 + SWAP DO 0 I 1 B LOOP DROP:
MSTRIP CL_REP AAAA REP 1131 I FLAG ERROR RECORD 1
REP-NO REP [ 0 ] 1
A 2 DO REP $[$ I 1 LGOP
REP STOREIT:

```
M.ERAS ERRORTOT O + EARORTOT I MSTRIP ;
```

M.ERAS ERRORTOT O + EARORTOT I MSTRIP ;
M.ANALYSE FF MASK DUP E LEFT + SWAP
M.ANALYSE FF MASK DUP E LEFT + SWAP
PGP STK ROT 5WAP
PGP STK ROT 5WAP
DUP O, IF M
DUP O, IF M
ELSE DROP THEN UNST PUSH:
GTIMEI O PR_TAB 66 + 1 4000 1. DO PR_TAB 66 + O GOOO - IF STOP THEN LOOP
2O DOPRTAB 6E + 12 OUER-12 LOOP DROP.
MAEPORT
REP 2 + CTXMEI DROP
REPRORTOT REP DROP
ERRORTOT O REP [ 4 J 1, (UNDETECTED ERRORS I
RE_COUN'T REP [ 5 ] I I DETECTED ERRORS
BEP REEPC O REP'NO O + J 1
;
SETBITS ( SET A FEW UAGENTLY NEEDED gITS ।
HW_NO O 3F MASK E - REP'NO I
CL_REP O ERHORTOT ; O M_BYTE 1:

```
```

USAY CRLF STRING XTEAMINALS IN TEST:- \& SAY
SPACE HM_NO O .
SMALN DISINT I SAY HELLO TO EVERYONE,
DISINT
AESET-REP
MESEY'REP
SETBITS L L - GET TOTAL NUMDER OF RESPONSES ,
UCOUNT 1 - ' GET TOT
O dO U_POINT L I D O DUP M.SEND
BECIN
LSIZE 1 DO
RX_maIt I WAIt to receive anything)
FLAG 4000 = IF STOP THEN
DUP 100 MASK O? IF
M. ANALYS
M. SEND
m. Save
THEN
LOOP
MREPORT
BUF?
FLAG GUF? 4000 = IF ENINT QUIT THEN
END :
SZ SETUP ;
SETUP SZ LFF 100 DO I S_TYP LOOP
serBITS ;
S5RUN* X_COM KSMRUN X;
SRUN OERRORTOT 1 O M_BYTE 1 O UCOUNT I O FLAG 1:
SAUNI SAUN SME ;
SSCL X_COM XSRUNN1 O SEND WAIT_A_WHILE SME ;
SSALN SHY SSCL WAIT_A_WHILE
SSRUN: O O SEND
SSRUN
5STOP. X_COM \&SSTOP X ; 1 TELL OTHER UNITS TTO STOP SMST ,
SSTOP SSTOP-0 O SEND ;
ANALYSE RECEIUED MESSAGE I
( REPLY TO THE SRC TERMINAL,
SAVE COUNT FOR STATUS REPORTS,
ELSE PROCESS
SMRUN:
IRESET LOCATE INTER ©INT E + EGUATES I :
RES AESTART SETUP 2RESET INTER ;
ZRESET LOCATE _RES IINT E + EQUATES I;
GENDFILE

```
2) Slave Terminal Unit Program.
```

HX_WAIT O FLAG I 4000 O dO HECEIVE O = IF STUP
LSE I FLAG
THEN LOOP

```
```

TOP UARIABLE ;

```
TOP UARIABLE ;
SETuP ;
    CL_REP O FSTOP
TUP S2 SETDITS
ORT MESSAGE SOAK TESTS I
CE SHIP TRIALS
uISION 1.0 JaNMMAR 19ez,
CEN CODE
    265E MOUE.L (AS)+.A3
    245E MOVE.L (A6)t,A2
    2216 MOVE,L (AG),D1
    3&C1 ONE MOVE.W D1,(AS)t
    3241 ADDG.W O1.D
    DSCD CMPA.L AB.A
    SCFE BGE ONE
    4E75 AT5
    0000
grte vanIADLE ;
TANT CONSTANT M_STANT
CONSTANT M_LENGTH
    (MTB, USED TO GENERATE MESSAGES )
                            ' USE SMNE SPACE AS BLOCK TEST
                            I MAXIMLM DATA MESSAGE LENGTH,
ART M LENGTM + CONSTANT MEEND
ART M_LENGTH + CONSTANT M_END OF UNITS IN THIS TEST ,
OUNT UARIABLE
MG UARIADLE
E* x_CON & UNITSI X
SME HWNNO O DISSECT
```



```
    O SEND
IT_A_WHILE 4000 1 DO LOOP:
I_POINT ARRAY: & ARRAY OF TERMIMAL NUMBERS OF UNITS IN TEST \
TSI U_POINT [ LCOUNT O J 1
    LCOUNT -1: STORE ANOTHER TERMINAL NUMBER,
EN M_BYTE © FF MASK DUP E LEFT + ( FORM GENERATOR ,
    MEND MSSTART EK.CEN
END DUP M.CEN DRDP M_LENGTH M_START
    ROT ROT M_EYTE O FF MMSK
    100 + SEND
                            | SET TYPE EXTENSION BIT
    M_OYTE -1 ;
```

AVE E - 2 C + REP SMAP DROP $+\cdot 1$; INC RECETVE COUNT
3) MC6809 Monitor Unit Program.

## －ASSUMES 68000 <br> ASSMES SECOND PORT I5 AT F51

ASSURES PRIMARY ACIA AT FSOO
COMNWNS AUAILABLE ARE
D DISPLAY DISK STATUS
－a ENIT LOGGING ACTIUITY
＊N DISEMCACE THE AUTO－PILOT
－C CHANGE DRIVES，USE INSTEAD OF GEDRGE
－R REPORTS LAST MESSACE FROM EACH TERMINAL

| 002.29 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00230 |  |  | F500 |  | ACIA1 | E．Qu | ＊FS00 |  |
| 00231 |  |  | FS18 |  | ACIAZ | EQU | －Fstie |  |
| 00232 |  |  |  |  |  |  |  |  |
| 00233 | 0000 | BE | 0276 |  | START | LDX | －TMPS |  |
| 00234 | 0003 | DD | d2A6 |  |  | JSP | zOUTST |  |
| 00235 | 0006 | 日 | ODAA |  | NINE | J5R | INIT |  |
| 00236 | 0009 | 日E | F51日 |  |  | L．DX | －aciaz |  |
| 00237 | 000C | E6 | 03 |  |  | LDA | －63 |  |
| 00231 | ODOE | A7 | E4 |  |  | 5 TA | $\times$ |  |
| 00239 | 0010 | 86 | 15 |  |  | LDA | ＋125 |  |
| 00240 | 0012 | A7 | 84 |  |  | STA | $\times$ |  |
| 00\％41 | 0014 | 日D | 53 | 0069 |  | 日5R | DKINIT | OPEN ThE DISk file |
| 00242 | 0016 | EE | F500 |  | frue | LDX | －ACIAI |  |
| 00243 | 0019 | A6 | 04 |  |  | LDA | ．$\times$ |  |
| 00244 | 0018 | 95 | 01 |  |  | 日ItA | $\bullet 1$ |  |
| 00245 | 0010 | 27 | 03 | 0022 |  | bea | SEVEN |  |
| 00246 | 001F | BD | 0146 |  |  | JSR | SERUE |  |
| 00247 | 0022 | aE | F518 |  | SEVEN | LDX | －${ }^{\text {chi }}$ IAz |  |
| 00248 | 0025 | A6 | B4 |  | ONE | LDA | ，$\times$ | ANYTHING THERET7 |
| 00249 | 0027 | 05 | 01 |  |  | BITA | 41 |  |
| 00250 | 0029 | 27 | EB | 0016 |  | BEG | FIVE | NO 50 tay again |
| 00251 | 0028 | E6 | 01 |  |  | LDB | $1 . X$ | Clear mandshane |
| 00252 | 002 D | 108E | 0710 |  |  | LDY | －BuFF |  |
| 00253 | 0031 | C6 | 40 |  |  | LD日 | －140 |  |
| 00254 | 0033 | E7 | 01 |  |  | STB | 1． x | tell gek we are ready |
| 00255 | 0035 | C6 | 00 |  |  | LDB | 40 |  |
| 002．S6 | 0037 | CE | 0000 |  | FOUR | L Du | －0 |  |
| 00257 | 003A | A6 | 04 |  | THREE | LUA | ．$\times$ |  |
| 00258 | 0035 | 05 | 01 |  |  | BItA | $\bullet 1$ | HX＇D ANYTHINGTT |
| 00259 | $003 E$ | 26 | 2.2 | 0062 |  | bNE | Two | YES 50 CO |
| 002.60 | 0040 | 33 | 41 |  |  | leal | 1.4 | COUNT OF LAPSED TIME |
| 00261 | 0042 | 1183 | FFFF |  |  | CMPU | －${ }^{\text {FFFFF }}$ | HAVE I WAITED LONG ENOUCH77 |
| 00262 | 0046 | 26 | F2 | 003 A |  | BNE | THAEE | NOT YET I HAUEN＇TI |
| 00263 | 004.8 | $\mathrm{Cl}_{1}$ | 00 |  |  | CMPB | －0 |  |
| 00264 | 004A | 27 | EE | 003A |  | BEa | three |  |
| 002.65 | 004C | 86 | 0554 |  |  | LOA | ERROR | do we mave a problem |
| 00266 | 004F | 40 |  |  |  | TSTA |  |  |
| 00267 | 00.50 | 26 | 05 | 0057 |  | BNE | TEN |  |
| 00268 | 0052 | ED | 37 | 0088 |  | BSR | OUTPUT | YES I MAVE，SO GO DUMP DATA |
| 00269 | 0054 | 日 | O2FE |  |  | J5R | SAVE |  |
| 00270 | 0057 | 86 | 0556 |  | TEN | LDA | Auto |  |
| 00271 | 0054 | 4D |  |  |  | TSTA |  |  |
| 00272 | 005日 | 27 | 89 | 0016 |  | BEa | five |  |
| 00273 | 005D | 00 | 00e：2 |  |  | JSR | ceqrage |  |
| 002.74 | 0060 | 20 | H4 | 0016 |  | ERA | FIVE | AND RETURN TO LIVE ANOTHER |
| 00275 | 0062 | Ab | 01 |  | TWO | LDA | 1． X | CET THE RELEUANT Characten |
| 00276 | 0064 | A7 | AO |  |  | STA | $r+$ | BUFFER $1 T$ |
| 00277 | 0066 | 5c |  |  |  | INCE |  |  |
| 00278 | 0067 | 20 | CE | 0037 |  | ERA | FOUR | AND GO TRY FOR AMOTHEA |
| 00279 |  |  |  |  |  |  |  |  |
| 00280 | 0069 | BE | 0557 |  | DKINIT | LDX | CFCB |  |
| 00291 | 006 C | 86 | 01 |  |  | LDA | ＊a504w |  |
| 00282 | 006E | A7 | 64 |  |  | 5 TA | XFC， X | OPEN FILE FOR WRITE |
| 00283 | 0070 | BD | 0786 |  |  | J5A | DFM | WELL，LET THE DF＇M DO It FOR |
| 00284 | 0073 | 27 | OE | 0003 |  | BEG | DKONE | ALL IS WELL 50 CO |
| 00285 | 0075 | B0 | d2A9 |  | $51 \times$ | J5R | zTYPDE | ALL IS mot mell so rell the |

PAGE 007 1:STZ.TXT SSE 6809 ASSEMBLER



| 010 | 1:5T2. TXT | 5586809 | ASSEMBLER |  |
| :---: | :---: | :---: | :---: | :---: |
| 045E | OD |  | FCB | -OD, ©0A |
| 0460 | 20 |  | FCC | 1 CURRENT AND SECONDARY DRIVES |
| $04 T E$ | 00 |  | FCB | OOD.00A |
| 0480 | 20 |  | FCC | 1 BOTH NEEARLY FULL |
| 049E | OD |  | FCD | -OD, OA |
| 04A0 | 20 |  | FCC |  |
| O4BE | OD |  | FCS | -OD.00, O |
| $04 C 1$ | 2 A | TMP11 | FCC | 1*****ATTENTION***** |
| 04D4 | OD |  | FCB | ODD. AOA. 07 |
| 0407 | 20 | TMP12 | FCC | 1****CHANGE DRIVES****/ |
| OHEC | OD |  | FCE | COD, OA, 00 |
| O4EF | 2 A |  | FCC | 1**SECONDARY FULL**** |
| 0502 | OD |  | FCB | ODD, 00A. 07 |
| 0505 | 43 |  | FCC | [CHANGE IMMEDIATELY |
| 0517 | OD |  | FCB | COD.BOA.*07.0 |
| 0518 | 45 | TMP 13 | FCC | IERAOR WITH LOGGINC FILEI |
| 0532 | OD |  | FCB | OOD.0A |
| 0534 | 52 |  | FCC | /REPLACE A DISK AND RE-ENTER/ |
| 054F | OD |  | FCB | -OD.00A,00 |
| 0552 | 0002 | DONE | RMB | 2 A flag for ceorge |
| 0554 | 0002 | ERROR | RME | 2 FLAG FQR BOTH DISKS FLLL |
| 0556 | 00 | AUTO | FCB | 0 |
| 0557 | 0002 | CFCB | RMB | 2 |
| 0559 | 0002 | AFCD | RMB | 2 |
| 0558 | 0078 | 5 BuF | RMB | 120 |
|  | 0503 | SEND | Equ | $\cdots$ |
| 0503 | 0003 | FCB1 | B52 | 3 |
| 0506 | 36 |  | FCC | / GEKDAT/ $^{\text {/ }}$ |
| 08dc | 009c |  | B5z | 156 |
| 0478 | 0003 | FCEz | 85z | 3 |
| $\begin{aligned} & 0478 \\ & 0+01 \end{aligned}$ | 36 |  | FCC | /68KDAT/ |
|  | 009C |  | Psz | 156 |
|  | 0710 | BuFF | Equ | * |
|  |  |  | END |  |

EARORS 00000

```
30 CONSTANT BK.START & START OF TEST BLOCK (
: CONSTANT OR.LENGTH
START EK.LENGTH + CONSTANT OK.END
TEST BYTE UARIABLE ;
ERRORTOT UAAIABLE ;
IK.SRC UARIABLEE;
STOMNT UAAIADLE: ( COUNT OF BK.RX TAIES,
ZOUNT UAAIADLE; ( COUNT OF BK.RX TAIES ',
IEQU UANIADLE ;
```

EOUNT2 UARIABLE : RX HAS A UNIGUE REP'NO ,
:ACH RX HAS A UNIQUE REP'NO I
WND TRE TX USES I
: MEP MARAY
ZL_REP REP DUP $15+$ SWAP DO $O$ I IB LDOP DROP
ISTRIP CL_REP MAM REP 1 I 1 I I FLAG ERROR RECORD :

A 2 DO REP 50 LOOP
REP BK. SRC OF MASK 1 SEND :

SETS UP ERAORTOT OR SEQU DEPENDING ON THE NUMBEA OF ERAORS,

( Check that the received block agrees wrth the one we are expecting ',
EK.ANALYSE TEST...BYTE 0
BK.END EK. 5 TART

* ANALYSE TEST_BYTE 1
( USE THIS COMMAND TO SET UP A COMMAND LINE ,
( WHICH WILL BE SEENT ELSEWHERE I
$X_{\text {_COM }}$ IMMEDIATE STRING OD DP $1-18$;
: OK7 022000 BK. SRC 0 3F MASK 2 SEND ; I ACKNOWLEDCE BLOCK RX 1

RECEIUE A block if possible ,
(EUERY UNSUCCESSFUL ATTEMPT IS COUNTED AND ANOTHER I
( HANDSHAKE 15 SENT FOR EUERY 300 TIMES IT FAILS )
: BK. RX BKR.STAT OO P IF
DUP 0 \% IF BK. ERRS ELSE DROP
$\qquad$
BK.REC OK? COUNT - 1
THEN \& AUOID A LOCK DUT,
(SET UP A FEW UARIABLES )
(THIS COMMAND 15 SENT BY THE TRANSMITTER ,
( AND INITIALISES BK.SRC ACCORDINGLY)
SET.TX EK. SRC 1 O STARTING 1 o ERRORTOT : O TEST_BYTE 1
O SEQU 10 COUNTZ 1 ;
( GET THE FIRST thREE TIME: WORDS INTO A THAEE CONSECUTIUE LOCATIONS ,
: GTIME1 O PR_TAB $66+140001$ DO PR_TAB $66+\mathbb{O} 000=15$ STOP THEN LOOP 20 DO PR_TAB 6 +120 OUEA 121 LOOP DROP;

SEND A REPGRT TYPE ONE 'STOREIT' TO TX
( REPORT THE TIME, ERRORTOT, RE_COUNT AND RE:P*NO )
: REPORT REP $2+$ GTIMEI DROP ( GET SOME TIME INTO THE SCENE ERHORTOT G REP [ 4 J $\mid$, THE TOTAL NUMBER OF ERROHS,



 REP EK.SAC OF MASK 1 SEND:
( TEST LOOP
: RUN O COUNT I BK.REC OK7 (FIRST HANDSHAKE TRANSMISSION ) BECIN

```
BOOO O DO BK.RX LOOP
                                    COUNT O O IF OK? COUNTZ - I ELSE O COUNTZ I
    REPQRT
```

N_BLK_STAT $1+1 B$ N_SLK_TOTAL IB IN_BLK_STAT I THEM
( REMATNDED:
( SUB-BLOCK TOTAL 1
( GO 6O GO )

## ( MESSAGE RECEIVE ROUTINES )

```
INU -2 SthaP - :
    DUP F MASK 2 SWAP SELET GA CERTAIN MESAGE TYPE
    WE5 TAO + DUP O INU ROT ROT MASK OUER MASK 2 *
    E5_TAD + DUP O INU ROT ROT MASK OVER O + SWAP ;
L_TYP
    OUP F MASK I SUP DESELECT A CERTAIN MESSAGE TYPE,
    DUP F MASK 1 SWAP LEFT INU SWAP 10 / FFFF MASK 2 *
    MES_TAD + DUP & ROT ROT MASK SWAP ;
        | CLEARS THE DESIRED BIT IN THE MTT ARRAY,
IN_BUF_MO UARIABLE ;
REL_BNF IN_DUF_NO DUP 1 + F MASK SWAP I THEN
            | MOUE TO NEXT INPUT BUFFER, WRAPAROUND AT 'F',
RECEIVE ( CHECKS TO SEE IF A mESSAGE IS AUAYLABLE I
    IN_TABLE & IN_BUF_NO IN_DLN_LEN? EB DUP
```



```
        IN_TABLE C IN_BUF_NO O IN_DAT_BUF, ( ADDRESS ,
        IN_TABLE C IN_BUF_NO IN_SOUACE ? QB ( SOURCE;
        IN_TABLE C IN_BLF_NO - IN_TYPE ) O, TTYPE I
            O IN_TABLE C IN_BLF_NO O IN_BUF_LEN J IB : CLEAR ITT,
                REL_BUF , READY FOR NEXT TIME,
            O I EUERYTHING WAS OK
            ELSE DRGP -1 ( NOTHING WENT RIGHTII
            THEN
```

TAB_SET RESET CCW I BOO AOO CLZ 68005700 CLZ
BO IN_INT IB 10 IN_NO IE
$28 B 0$ IN_TAB
2 DeO O TAB , O_NO 18
0 OUT BUFNO
0 IN BUF NO
$O$ IN_BUF_NO I
BOOO IN_BLK_STAT !
SETUP THE TERHINAL UNIT,
52 SETUP
( THE SETUP IN THE DICTIONARY MUST BE USED TOO,
SETUP 52 TAR_SET FFFF MES.TAB I GO CCW I
THIS RQUTINE ALLOWS THE INSERTION OF HAND ASSEMBLED ,
MACHINE CODE TO SPEED THINGS UP A BIT,

STOP THEN DPI LOOP ;

## PTM REGISTERS

FFG1 CONSTANT PTM
TM CONSTANT WR3
TH CONSTANT WR1
TM $2+$ CONSTANT WR2
TM $2+$ CONSTANT WR:
TM $4+$ CONSTANT TE1

```
DESTINED FOR TIE SHIP TRIALS:
JANUARY 19e2,
REUISION 3.0 JANUARY 19ez,
REVISION 3.0 JANUAAY 19EZ MESSACE TESTS,
INCLUDES BLOCK AND SHORT MESSACE TESTS '
STOREIT NWD DOIT INCLUDED IN THIS ONE,
TERMINAL UNIT PRIMARY TABLE I
OO CONSTANT PR_TAB
7_TAO CONSTANT IN_INT
4_INT 1 + CONSTANTTIN_NO
NNO 2 + CONSTANT IN_POS
TOS 2 + CONSTANT IN_TA
INT 1 + CONSTANT ONO
-INT 1 + CONSTANY O-NO
-NOS 1 + CONSTANT O-- TOS
POS 2 + CONSTANT O_TAB
STTAS 40 + CONSTANT TME
NO 2 + CONSTANT RE_NO
-COWT2+ CONSTANT RE_COUNT
T STARU 2 + CONSTANT AETRTARU
-STARU 2 + CONSTANT AETR_COUNT
GOQR 2 + CONSTANT OUF_OUER
* L CON + CONSTN_MLK_STAT
BLK_STAT 2 + CONSTANT IN_BLK_5OURCE
OK_SOURCE 2 + CONSTANT IN_BLK_TOTAL
OLK_TOTAL 1 + CONSTANT IN_BLK_TDT_RECUD
_DL_TDT_RESSD 1 + CONSTANT IN_BLK_ADDRESS
_OLK_ADDAESS 2 + CONSTANT O_DLK_STAT
BLK_STAT 3 + CONSTANT O_BLK_DESTIN
BLK_DESTIN + CONSTANT ONSTANT O_BLK_TO
BLK_TOT 1 + CONSTANT O_BLK_TOT_TXD
END OF PRIMARY TABLE,
in table J
MASK fOR A SINGLE BUFFER AREA I
( RELATIUE TO START OF BUFFER,
CONSTANT IN_BUF_LEN
-BUF_LEN 1 + CONSTANT IN_DEST
- EEST 2 + CONSTANT IN_SOURCE
-SOURCE 1 + CONSTANT IN_TYPE
dut tadle,
TASK FOR A SINGLE BUFFER AREA ,
( AELATIVE TO START OF BLFFER,
ZONSTANT O_DUF_LEN
BUF_LEN 1 + CONSTANT O_DEST
DEST }2+\mathrm{ CONSTANT D_TYPE
IYPE 2 + CONSTANT O_DAT_BUF
ALK_REC IN_BLK_STAT 9000 MASK \(0=1 F\) DROP DAOP DROP EOO MASK OEEIF ELSE O IN_BLK_STAT \(2+14\) (CLEAR UP ) IN_DLK_SOURCE 1
27 IN_BLK_ADDRESS 1
totsrem
```

```
& FIMALLY IT CLEARS THE PTM INTERRUPT,
```

( A TYPE ZERR, OA A TYPE ONE OA IGNORES IT
(FIMALLY IT CLEARS THE PTM INTERRUPT,
XAOS FAAME WE OB LAST FRAME

            RECEIVE \(0-1 F\)
    
            PROCE
    
            THEN
    
            UNFRAME LAST I WB I WE I
    
            WR2 2 OR THI 1
    UNFRAME RTE
52 SETUP :
SETUP S2 LOCATE IAGS INT $9+74$ IL
SETPTM
ENINT

```
PERIODICAL BLOCK TRANSMIT ROUTINE I
BLOCK MESSAGE SOAK TEST FOR ASWE TAIALS,
DECEMBER 1981,
( REUISION 2.0 2e/12/E1
```



TEST_日YTE UARIABLE : USED FOR CYCLIC MESSAGE GEMERATION: RX_COLNT UARIABLE; 1 TOTAL NUMBER OF TERMINALS,

```
generate a new block of DATA)
FROM THE TEST GYTE)
SP m) START,END,TEST_BYTE !
```

ban. GEN CODE
$\begin{array}{lll}\text { 26SE } & \text { MOVE.L } & \text { (AGit, A3 } \\ 245 E & \text { MOUE.L } & \text { (AG) }+, A 2 \\ 2216 & \text { MOVE.L } & \text { (AG), D1 }\end{array}$
2216 MOVE.L (A6), D1
$36 C 1$ ONE MOVE.W D1, (A3) +
5241 ADDG.W 11.D1
BSCB CMPA.LA3,AZ
GCFE BCE ONE
4E75 RTS
0000

```
gKS.STAT O_BLK_STAT OB
    00 MASK O - IF O ELSE -1
        THEN
```

                            1 RETURNS O IF FINISHED, - 1 IF NOT
    ( DK: TX CHECKS THAT $\mathcal{A}$ HANDSHAKE HAS BEEN RECETVED,
(If SO MND THE LAST BLOCK HAS BEEN TRANSMITTED ,
( It wrll cemerate a new elock, transmit it 1
GND UPDATE THE TEST_BYTE
BK. TX
TX.OK AX COUNT ? $=$ IF
OKS.STAT O - IF I WAIT FOR THE OK FROM ABOUE,
TEST BYTE BK.END EK. START BK. CEN
( X_COM MAKES A CA TEAMINATED STRING ,
$x_{\text {_ COM IMMEDIATE }}$ - STRING OD DP O 1 - $1 B$;
( THESE TWO ROUTINES FORM THE 'goon SET.TX' COMMAND SENT ,
( TO ALL RECEIVERS ,
SCDM $X_{\text {_COM }} 80000$ SET. TX S :
SMY SCOM HW_NO DISSECT DROP OUER $3+1 B$
0 O SEND O TEST_日YTEE 1 O TX.OK 1 ;
( THESE ARE USED TO START THE TEST OFF ' SRUN ${ }^{\text {X_COM XRUN } ~} x$;
SRUN SRUN' 0 O SEND';
( REC. OK IS EXECUTED GY THE TRANSMITTER AS A HANDSHAKE, REC.OK TX.OK ${ }^{-1}$;
( heset all hep pointers to zerd)
RESET•REP 40 DO O REP*POINT CI 1 l LOOP ;
( DISPENSE WITH REPORTS WHICH ARE CLOGGING LP THE BUFFER,
( PRINTS THEM UP AND RESETS THE POINTER,

```
WAITING UARIABLE: ( COUNT OF DUMP TRIES)
BUF`SEND AZ DUP 2 REP*POINT SWAP DROP + DUP 1 - 0 DO
                                    REP'BASE + DUP
                                    15 + SWAP DO I OE TO LOOP
                                    O SWAP I DROP O WAITING I
ACII OL PORT IL
ACHECK ACIZ OL OP 1 MASK O, TF ACIZ QL 2 + OB DROP O
                                    ELSE -1
                                    THEN
```

                                    OVER 300 * 16 * +
    ;
OUERRUN STRING XSLIGHT PROBLEM CHAPS, OUERRUNIIII X SAY

- WAITING I RESET•REP CRLF
DISPENSE WAITING O = IF 40 ACIZ OL $2+1 B$
THEN ACHECK 0 - IF BUF•5END QUIT
ELSE WAITING 1 DRGP THEN
WAITING 10 , IF GUERRUN GUIT THEN

```
BUFT CHECK
    DUP -1 - IF DROP
        ELSE DLSPENSE
        THEN ;
```

NSET STAING XNUMBEA OF RECEIVERS IN TEST'T7 X SAY
CRLF BUFFER WORD NUMEER AX_COUNY I CRLF:

TOTSAEM
$\qquad$
18
IN_BLK_STAT $1+1$ \& 1 REMAINDER
O IN_BLK_TOTAL IB
THEN
(5UB-block total
( GO CO GO )

PTM $6 \rightarrow$ CONSTANT WTS
( USE PTM TO PROUIDE INTERRUPTS FOR 2901 SE:RUICE ROUTINE ,
( SEET IT TO INTERRUPT APPROXIMATELY ONCE A SEECOND )
SETPTM O WRZ 1B 1 WR3 IB 1 WRZ IB 1 DIUIDE BY $B$
42 WR1 IB
;
( This floutine will perform a normal sixth)
( WORD FIND EXECUTE ON THE CONTENTS OF )
( A TYPE ZERO MESSAGE WHICH HAS BEEN RECEIUED )
( FROM THE OUTSIDE WORLD BY THE 2901 SUBSYSTEM,
O-SET RESET CCW I B00 A00 CLZ 68005900 CL2
EO IN_INT iB 10 IN_NO 10
ZCEO IN_TAB
EOOO_INT 1 E 10 O_NO 1 B
2EEO O_TAB I

- OUT DUF,NO
0 IN_BUF_NO
B000 IN_DLK_STAT I ;


## SETUP THE TERMINAL UNIT

52 SETUP :
(HHE SETUP IN THE DICTIONARY MUST BE USED TOO SETUP SZ TAB_5ET FFFF MES_TAR I GO CCW I;

THIS ROUYINE ALLOWS THE INSERTION OF HAND ASSEMBLED MACHINE CODE TO SPEED THINGS UP A BIT ,
CODE TMUEDIATE $100^{2 *} 1$ DO FRELO O O IF BUFFER ELSE LOAD THEN WORD NUMBER DUP O-IF
STOP THEN DPI LODP:
PTM REGISTERS ,
FF6 CONSTANT PTM
TM CONSTANT WRS BASE
TM CONSTANT WR3

TM 2 + CONSTANT WR2

```
: DOIT WE I
    O LAST 1
    O LAST I WORD FIND EXECUTE
        O LAST O = IF
            ELSE STOP
            ELSE STOP
: Dort WE 1
30 O DO WORD FIND EXECUTE O LAST - = IF
ELSE STOP
THEN LOOP
START ADDRESS
NEW INTEAPRET LOOP
OK IF \(=0\) )
OTHERWISE GIUE UP ,
```

    ( BITS TO STORE DATA RECEIVED FROM THE OTHER TERMINALS ,
    ( STOREXT WTLL STORE TEN GYTES OF DATA FROM A TYPE ONE;
    ( MESSAGE IN THE REP BLIFFER AT A LOCATION AS POINTED,
    ( TO BY REP*PQINT, WHICH IS ALSO UPDATED BY THIS RQUTINE,
    [ IMMEDIATE ; (I.E THROW IT AWAY,
    ] \(2 *+5 W A P\) DROP ;
    10 : REP"POINT ARRAY'
: I2 I 2 * +
6400 CONSTANT REP BASE
STOREIT DUP G DUP ' CET THE REP'NO FROM MESSAGE ,
2 * REP POINT SWAP DROP + DUP OUER OUER i + SWAP I
16 * SWAP $300 \%+$ REP - BASE +
15 O DO OUER 12 Q QUER 12 SWAP $300 *+$ REP BASE +

1 BITS TO STORE DATA RECEIUED FROM THE OTHER TERMINALS STOREIT WILL STORE TEN BYTES OF DATA FAOM A TYPE ONE
MES5AGE IN THE REP BLIFFEF AT A LOCATION AS POTNTED
TO BY REP•POINT, WHICH IS ALSO UPDATED
C IMMEDIATE ;
[] $2 *+$ SWAP' DROP ;
: I2 I 2 * +
6400 CONSTANT REPABE

2 * REP•POINT SWAP

## SWAP DROP I UP RELEUANT 5 TO

SWAP DROP I UP RELEUANT 5
15 O DO OUER 12 OUER 121 LOOP 1 COPY OUT MES5AGE
$;$
( CHECK THAT NONE OF THE REPORT BUFFERS IS TOO FULL,
RETURNS EITHEA THE REP *NO OF A FULL ONE OR - 1 ,
CHECK 40 DO REP•POINT $[$ I 3012 ) IF I ABORT THEN LOOP - 1 ;
tx.ok vartable ;
: PROCESS
DUP 2 - IF TX.OK ${ }^{-1}$ POP POP POP POP ELSE DUP O-IF IX.OK 1 POP POP POP POP, DROP DROP DOIT POP 1 DO AS THE MAN SAYS ELSE DUP 1 - IF DROP DROP 5TOREIT EL.SE:

THEN THEN THEN

```
C2 CSTOP CCW I FEL`CL \STOPPING SAY DEL 20 PT: I \OK SAY DEL ;
    GESET CQU, Q-FAILURE I FEL'CL VAESETTING SAY DEL 20 PT':
    Gay SAF DEL i crusw 1
    ETucu f FFFE MA5K DUP 1 + CTUCW I
    FEL'CL \PASSINE SAY DEL CRLF NOK SAY DEL CTUCW I
    CC FEL'CL \SELECT SAY BUFFER WORD MLMPER I LEFT
    CTUCW FFFFQ MASK + CTUCW I CRLF JOK SAY DEL;
CHANEE SYETEM OPERATION COMMANDS ,
BP FEL'CL WEWSYNCH SAY O CTIME IL O CTIME 4 + I DEL 20 PT* | \OK SAY:
AO O WHERE O 7F O DO WAES LOOP ;
OPTPT - L LEFT DUP PTA = IF PTE ELSE PTA THEN
    OUER O OUER I 7F 1 DO OVER I 2 % +0 DUP
    O = IF DROP FEL'CL WEWONE SAY BUFFER WORD NLMMER
        g000 + OVER I 2 + OUP O SMAP I 2 + + + I STOP
        ELSE OUER I 2% + THEN LOOP DROP DROP
        CPOL
            DEL CRLF \OK SAY dEL; (ADD A SINGLE TERMINAL,
DC PTPT O I LEFT PTA = IF PTD ELSE PTA THEN
    7F O DO FEL'CL \TERMINAL7 SAY DLFFEEA WORD MUMEER DUP
        O- IF I O O IF OUER I 2* + I NEXT
        ELSE OUER I 2*+1 STOP
        THEN
        THEN
    0000 + OUER I 2* + LOOP DROP
    _CPOL BEL
    cRLF \OK SAY ;
DE FEL'CL \NEWTIME SAY CALF STOPCLOCK STOD ZTIME DEL DEL ;
COMHNND LINE INTERPAETER,
CLI FRNME FEL`CL O DISI DUFFER WORD FIND EXECLUTE FEL`CL UNFRAME ;
( RWN TIME SYSTEM,
RLN EEGIN FAILURE 0 O IF 4 DISI THEN
    ACMAR 0 0 IF CLI THEN
DISPLAY DUP 4 = IF ZFAIL ELSE
    DUP 3 = IF ZTIME ELSE
    DLP 2 - IF ZTEAM ELSE
    DUP 1- IF ZCONT ELSE
    FEL-CL \HEAD SAY O dISI DEL
    THSN THEN THEN THEN DROP 3E CRE2 ID FF DREZ ID 3C CRDZ IB END
```

```
THEFIDDLY BITS 1/!,
```

(. THE TRAP ERROH AND ABORT BUTTON HANDLER CUTS)

LOCATE AZ INT $6+100 \mathrm{~L} \mathrm{IL}$ (ALTEANATIUE I/P ROUTINE)

TAAP IMIT•FEL FEL*CL SET•PAD ALT O DUP ALINE I DU゙P ACHAR I DUP RP DUP WP I F CSTORE F CHEAD A F CSTORE F CHEAD DROP DROP GFFINT CCW 1 ONTNT CCW I O FAILUAE I RESTART DEC :

SADORT DISINT CRLF STAING XSABORTK SAY TRAP ENINT INTEA SEABOR DISINT CRLF STRING SEAROR X SAY TRAP ENINT INTER ;

SETUP DISINT O STOAE \& LOCATE SERROR GINT O +
100 I DO DLP STORE $4+$ DUP STORE 1
IL LOOP DROP + DUP STORE , GET LP FOR TRAP ERROR
( IRGS HANDLER AND CIMCULAR BUFFEA DAIUING ROUTINES,
( FOR HEX KEYPAD )
10 : STZ ARRAY: (CIRCULAA BLFFER )
ALINE VARIABLE
WP VARIADLE
AP UARIABLE ;
ACHAR UARIABLE

## HERE UAMIADLE <br> WERE7 WHAE O IF MASK:

ECE DUP 9 ) IF A / LUP F 10 LEFT MASK BO / $200 /$ ( CET DEC NLMMERS ) SWAP F MASK ELSE O THEN SWAP:

```
4 GET TOD FROM IN-TIME FIELD, ONLY USED WHEN NGT ACTIUE II
#STOD IT 2 + 400/F MASK BCD (MONTH),
    IT 2 + 20/ 1F MASK BCD I DAY,
    IT 2 + 1F MASK BCD (HOUR !
    IT 400 I 3F MASK DCD ( MINUTES 
```

    s ropclock
    - 4 DO I CSTORE LOOP
    C DO I Cstane Loop
    coclock
    MES OACTIUE $1=$ IF ©STOP 0 - IF WHERET 2 \& STT +0 COOO MASK
- - IF
TF O DOE PTPT DUP 1 LEFT PTA O IF PTP ELSE PTA THEN
$7 F O$ DO DUP 12 + DUP 3F MA5K SWAP OVER SWAP
WHERET - IF DUP I $2 *+$ WHERE7 BOOO + SWAP
THEN LOOP
21
CSTOP CCW 1 WSTOP
PTPT
CO ccal 1
0 STT WHERET $2 *+$
CSTOP CCW : WSTOP
PTPT :
60 CCb ,
THEN WHERE 1 THEN THEN :
( INTEARUPT HANDLER FOR CLOCK
( WILL MPDATE OUT-TIME IF OTA is cleah
WIDTH $4+$ CONSTANT TOI
IRG3 FRNNE O T_DIS I F CREAD DROP
CTUSW 3 MASK 2 - IF OTA 0000 MASK $0-I F$
- TOT i GTOD ( SET UP FOR Stant ,
A * +5 LEFT TOT 1
A + + TOT + +5 LEFT TOT
A + TOT + or $2+1$ MONTH, DAY 4 HOURS
0 TOT 1
A ${ }^{\prime}+6$ LEFT TOT 1 A $\#+$ TOT +4 LEFT + OT
( MINUTES SECONDS TENTHS,
CTIME $2+0$ CTIME $4+0$ CTYME ( CET SYNCH TIME
$1000 * 780+0 T+111 / 10$ THS AND YEAR)
OT $6+1$
or $0+1$
e000 OTA !
THEN
200 DO \#RES LDOP
ELSE ITA DUP GOOO MASK 0 - IF
ELSE MSTOD 7FFF MASK ITA ।
ELSE
THEN
THEN
LWGAME RTE:

TAG4 FRAMES DAAZ OS DUP 9 , IF $37+$ ELSEE $30+$ (FORM ASCII CHAR , THEN WP $1+$ AN O TF DROP UNFRAME RTE I BUFF FLLL, THEN DUP $46=$ IF DHOF OD ALINE 11 USE 'FF AS CR , THEN WP O DUP IF \& IF WP -1 INC WRITE POINTER, ELSE: RP $O$ ) IF O WP 1 (WHAPARIOUND ) ELSEE DROP DROP UNFRAME: RTE THEN
THEN STZ SWAF DKOF +1 A ( STORE IT, ACHAR - 1 UNFPRAME: RTE:

I WE HAUE CHARS SO FLAG IT ,
( CIRCULAA BLFFEG READ ROUTINE ,
(WILL READ FROM HEX KEYPAD's CIRCULAR BLFFFER ,

```
PREAD ACHAR O 0 IF FFF QUIT (NO CHARS 5O GUIT 11,
```

    ELSE
        HP STZ SWAP DROP + GE 1 GET CHAK FROM CIRC BUFFEA,
        HP IF MF IF O RP I ELSE RP - 1 I FORM THE NEW POINTER
                THEN
            ACHAR DUP \(1-\) SWAP 1 I DECREMENT FLAG 1
        THEN
    (A READ ROUT TNE SLITABLE TO BE: PATCHED TN TO THE KERNEL, PAD_IN BEGIN PREAD DUP FF (IF QUIT ELSE DHOP THEN END H2 PAD_IN PQP : I LEAVE: CHAR I DO FOR BLFF RQUTINE 1
( DISPLAY COMMANDS )
ZNUMEER UANTABLE:
DISPLAY VARIABLE
DISI T_DIS :
ZTEST $\mathrm{r}_{-}$DIS OUEA - IF DROP DROP LROP ELSE T_DJS I FELCOL THEN

ZFAIL ISTFAILED 4 ZTEGT DEEL;
CTIME VIIM 3 ZTEST TIME DE:L ;
LTERM ZNUMEER DUP 0 an IF DHOP ATDIS
ELSE 1- TUIS DEL
THEE:N ;
ZCONT CDIS DEL ;
ODISPI DISPLAY 1 :
DE 3 DISP1;
DD 2 DISPI FE! CL $O$ DISI DTEAMINAL? SAY BUFFEA WOKD NUMBEER $1+$ ZAUMBER i
DE 2 DISPI O ZNUMDER : ;
( ChANGE CONTROLLER FUNCTION COMMANDS
CI CO CCW I FEL CL O DISI \STARTING SAY DEL 20 PT• I VOK SAY DEL :

## CONT CTUSW a MASK G ; "STACKS CONTENTION ETT-T

 FAIL CTUSW FFOO MASK 100 / : $\operatorname{STACKS~STORE~FAIL~gITS~}$ -CADLE CTUCW © MASK 2 ; : ( STACKS SELECTED CABLE,
## GET CONTROLLER STATLSTICS

eccstats RC mRC ocable tactive bstop REC a
( SOME USEFUL STAIMGS 1
WMAK STAING ENAX STUCK $x$.
VPLANK STRIMC 8
VNA STRING X NA X:
VRESP STAING XRESPONDINGY
VERA STRIMG WEAROAS $X$
IINFO STRING XYNFOMMATION MONITOA $X$ -
ITERA STAING ITERHINAL MMDEA $\%$


ICONT STRINC EHICHWAY CONTROLLERX :
VRC STRING GREPEATS \& :
NRC STAING XNULLL REPEATSX:
VCABLE STRINE ICABLE Z :
VACT STRING EACTIVE X
VPASS STAING EPASEIUE X:
IGUNWING STRING XRUNWING $x$
SRTOPPED STAING XSTOPPED X :
\REC STRING XRECEIVE ERRORSK
SSTARYING STAING KSTART CONTROLLERX
ISTOPPING STAING XSTOP CONTROLLER \&
WEWTIME STRING XSET NEW TIMEX
VELECT STAYMC
PASSIVE STAING CNO PASSIUE:
CPASSIVE STKING LCO PASSIVE:
LOX STRINE YOKK ;
WEWONE STRINE XADD TERMINAL ND.X:
UTERMIMAL? STRINE XTERMINAL NO. 7 : :
VRESETTING STRING XRESET CONTROLLERS
VRESETTING STRIMG XRESET CONTROLLEAX '
VITFAILED STRING X
SPACES 41 DO SPACE LOOP:
TEAMINAL STATISTICS DISPLAY LOOP,
TDIS T_DIS DUP 2 - IF DROP ELSE FEL.CL
\TERM SAY
40 PT . I JERR SAY
60 PT. I VINFO SAY
2 Smap 1
THEN
Dup
12 PT* ' SPACE (TERMIMAL NHMDER )
GTSTATS
20 Pr* $11=1 F$ \NAK ELSE \BLANK THEN SAY
34 PT: 1 I IF WR ELSE VRESP THEN SAY
S4 PT: . SPACES ... (ERRORS
74 PT* 1 . SPACES ( IMM )

DEL 10001 DO LOOP:

DEL LDOP DROP ;
( CONTROLLER STATIETICS DISplay LDCIP )
CDIS T_DIS DUP $1-\operatorname{IF}$ DROP 1 OK CONT ALKEADY DISPLAYED ELSE FEL'CL SCONT SAY

40 PT. I UNRC SAY S7 PT ${ }^{-1}$ \CABLE SAY
40 PT. IRC SAY
1 SWAP 1 NOW CONTROLLER STATS. DEING DISPLAYED
THEN
GCSTATS 30 PT 1 . RECEIVE EHRORS

17 PT I 1 - IF \ACT ELSE \PASS THEN SAY
SE PT* 1 . 1 CABLE NUMEER
$50 \mathrm{Pr}^{-1}$. 1 NULL REPEATS
70 Pt*
( REPEAT COUNT

SHUTDOWN SYRES O F CSTORE DISINT; , ROUTINE TO STOP THE INTS CLEARTAD DUP FF + SWAP DO O I IB LOOP; i CLEAR CONT. TABLE,
RESET CCW I
T ClEARTAB
pTB CLEARTAB
HES CLEARTAB
B5 CLEARTAH
OT CLEARTAD
STC CLEAHTAB I CLEAR A bIT OF ALL THE TABLES
PTA 2 ' PTPT 1 ' CIVE IT SOMETHING TO CHEW ON,
1 CTUSW CSTORE
o O CSTORE
O F CSTORE F CREAD F CREAD F CHEAD DROP DHOP DROP
a $F$ CSTORE $F$ CREAD $F$ CREAD $F$ CREAD DROP DRCP DROP © SET UP THE REAL TIME CLGCK,
NIT•FEL FEL.CL I SET UP FELTEC DISPLAY
SET•PAD I SET UP HEX KEYPAD ?
;

WSTCP BEGIN ©STUP 1 "IF GUIT THEN END
_CPOL PTPT 1 LEFT DUP PTA - IF PTE ELGE PTA THEN DUP ( GET SECONDARY TABLE
21
prer
(FLAG STOF AND WAIT
' STORE SECONDARY,
( RESTART controller )
col cew

STT CLEARTAG
TF O DO QUER GVEA 12 + + (READ FROM NEW TABLE ,
FFFF MASK SWAP I $2 *+1$ (PuT IN OLD TABLE;
LOOP
DROP 21
CSTOP CLEW I WSTOP I FLAG STOP \& WAIT I
I PUT BACK MOGIFIED NEW TABLE
GO CC:W I ONTNT CCW 1 : ( RESTART CONTROLLER )
vnantu vus
OO2SE2

| 302630 | $201 E$ |
| :--- | :--- |
| 102632 | $221 E$ |
| , 02634 | $E 1 A 9$ |
| 102636 | $2 D 01$ |
| 102630 | $4 E 75$ |
|  |  |
| $10263 A$ | 0004 |
| , $0263 C$ | 53574150 |
| , 02640 | 2628 |


| XADD | ； | DC． B |
| :---: | :---: | :---: |
|  | DC． 2 | － |
|  | DC．W | XIL |

＊
＊BASIC ARITHMETIC OPERATIONS
ADD MOVE． 4 （AG）＋，DO
MOVE．$L$（A $G$ ）＋，DI
ADB．$L$ DO，D2
MOUE．L DI，－（AG）
RTS
＊
xSUB DC．L DC．$\quad 1$

$$
\begin{aligned}
& \text { DC.L - } \\
& \text { DC. WADD }
\end{aligned}
$$

＊SUATRACTS 32 BITS
SUB MOUE．L（AG）＋．D MOVE．L（AG）＋，DO SUR．L D1，DO MOVE．L DO，－（A6） RT 5
$\stackrel{*}{*}$
＊multipir 16 by 16 to 32
＊


MUL MOVE．L（AG）＋，DO
MOVE．L（A6）t，D1
mulu D1，DO
MOVE．L DO，－（AG） RTS
＊DIUIDE 32 by 16 Equals 16，REM 16
XDI
DC．L DC．${ }^{\text {D }}$ ！
DC．W xMus
DIV MOVE．L（AG）＋，D1
MOVE．L（AG）＋，DO
DIVU DI，DO
MOUE，L DO，－（AB）
RTS
＊$\times$（EF
DC． 84
DC．L LEFT＊
DC．$\omega$ XDIV
＊MOUE LEFT BY N PLACES
LEFT
HOVE．L（AG）＋，DO
MOVE．L（AS）＋，DI
LSL．L DO，D1
MOVE．L DI，－（AG）
RT5
＊
SWAP DC． 14 DC．L ${ }^{\text {SWWAP：}}$
＊

5WAP MOVE．L（AG）＋，DO MOVE．L（AS）＋，D1 MOUELL DO，－（AG） MOUE L D D1，－（AG） RTS

00264 C 2E781016
002650 4EBES22E：
02654 0C3日00001
00265 A 6700000A
00265E 4EBE2．40E
002662 21F9100210．3日
02666 21F日100210．3
02Z66C 4EBEZO3E
002670 4ERE2OB4
002674 4EBE2104
$\begin{array}{ll}002678 & \text { 4EBE22BO } \\ 00267 C & 0 C 3 E 0001102 \theta\end{array}$
$002.67 C$ OC3E00001102
0026 6700FFDO
002686 6000FFE日
Rdaw Errar code－6
＊
＊THE INTERPRET LCOP
INTEI
MOUE．L MSTCK，AT
J5R SREEST
INTE： 2 CMPI＊O，AELO
BEG INTEO
JER LOAD
gRA INTEB
INTEO MRUE．L ACIAI，PORT
JSA BLFF
INTES JSR WORD
JSR FIND
JSR EXEC
CMPI \＆1，LAST
bea intez
bRA INTE． 3


| 002566 | 3478102E |  | ASMP | MOVE.W DF , AZ |
| :---: | :---: | :---: | :---: | :---: |
| 00256C | $343 \mathrm{COOO4}$ |  | - | MOUE.W * $4 . \mathrm{Dz}$ |
| 002570 | 14 DE |  | BK3 | MOUE (AG) +, (AZ)t |
| 002572 | 5302 |  | 5UBG +1. D 2 |  |
| 002574 | 6600FFFA |  | gNE BKJ |  |
| 002578 | $31 \mathrm{CA102E}$ |  | MOVE W AZ, DP |  |
| 00257C | 4E75. |  | RTS |  |
| Q0257E | 4E75 | * |  | fits |
|  |  |  |  |  |
| 002580 | 0002 |  | Xar | DC. B \% |
| ,002582 | 40422020 |  | DC. $1.0{ }^{\text {a }}$ - |  |
| 002586 | 2560 |  | DC. W XASME |  |
| 002588 | 225E |  | 08 | MOVE L (AG) +, A1 |
| 00258 A | 42.60 |  | CLR L DO |  |
| 00258C | 1011 |  |  |  |
| 00258E: | 2000 |  |  | MOVE.L DO,-(AG) |
| 002590 | 4E75 |  |  |  |
|  |  |  | *WORD GET |  |
| 002592 | 0002 |  | xow bc. $\quad 2$ |  |
| 002594 | 40572020 |  | DC.L Maw - |  |
| 002598 | 2580 |  | DC. $\mathrm{L}^{\text {xeb }}$ |  |
| 00259A | 225E |  | O6 | MOVE.L (AG)+, A1 |
| 00259C | 4280 |  |  | CLR.L DO ${ }^{\text {MOUE. }}$ (A1), DO |  |
| 00259E | 3011 |  |  |  |  |
| 002540 | 2000 |  | MOUE. L. DO, -(AG) |  |
| 0025A2 | 4E75 |  | RTS |  |
|  |  |  | *LONC WORD |  |
| 002544 | 0002 |  | XRL DC. B 2 |  |
| 0025A6 | 404C2020 |  |  |  |
| 002.5AA | 2592 |  | DC. W X ${ }^{\text {a }}$ |  |
| 0025AC | 225E |  | MOUE.L (AG)+.A1 <br> MOUE. (A1),-(AG) |  |
| 0025AE: | 2.11 |  |  |  |  |  |
| 002580 | 4E75 |  | RTS |  |
|  |  |  | * |  |
| 002582 | 0002 |  | $\times 18$ |  |
| 0025184 | 21422020 |  |  |  |
| 00258日 | 2504 |  | 18 | DC. W X PL <br> MOVE. L (AG) +, A1 |
| 00258A | 225E: |  |  |  |
| 0025BC | 201E |  |  | MOVE.L (AG)t, DO |
| 002.5BE | 1260 |  |  | MOUE. ${ }^{\text {d }}$ DO, (AI) |
| $0025 c 0$ | 4E75 |  |  | RTS |
|  |  |  | * ${ }^{\text {a }}$ |  |
|  |  |  | * |  |
|  |  |  | * Store a word |  |
| 00\%35cz | 0002 |  | X\|W | DC. ${ }^{\text {E } 2}$ |
| $0025 c 4$ | 21572020 |  | (1W DC.L - IW |  |
| 002568 | 2502 |  | DC. W X 1 B |  |
| 0025CA | 225E |  | IW | MOVE.L (A6) +, A1 |
| 0025CC | 201E |  |  | MOVE. 1 (AG)+, DO |
| 002sce: | 3290 |  |  | MOVE.W DO. (A1) |
| 0025D0 | $4 E 75$ |  |  | RTS |
|  |  |  | * |  |
|  |  |  | * STORE A LONG WORD |  |
|  |  |  |  |  |  |
| 002502 | 0002 |  | $\times 1 \mathrm{~L}$ DC.B ${ }^{\text {c }}$ |  |
| 002514 | 214C2020 |  | DC.L. 1 L - |  |
| 002508 | $25 C 2$ |  | DC. W XIW |  |
| 002.5DA | 225E |  | 14 | MOUE.L (AG)+, A1 |
| 0025DC | 229E |  |  | MOVE.L (AG)+, (AI) |
| 002.5DE | 4E75 |  |  | RTS |



APPENDIX B
An Upgrade of On-Board Memory

# Boost $\mu$ P-board memory capacity with simple hardware changes 

Some minor rewiring and the addition of an inexpensive data selector chip tailors Motorola's MC68000 evaluation board, the MEX68KDM, for a fourfold increase in on-board memory capacity. The board's complement of sixteen MCM4116 RAMs (16kbit devices) can be replaced with 64 -kbit types, such as the 4164. The procedure costs less than one tenth the expense of an EXORciser chassis and additional memory modules.


[^0]Key to the modification is in the design of the 64kbit RAMs. The pinout of these devices is almost identical to that of the 16 -kbit devices used in the board. In addition, such 64 -kbit devices as the MCM4664 or HM4864 have the same refresh requirements as the MCM4116 used on the evaluation board.

Both sizes of RAM chip require a 128 row-address count with a 2 -ms time interval. The board's existing multiplexer/refresh counter (MC3242) and memory controller (MC3480) can be used for the $64-\mathrm{kbit}$ devices since the additional address line to the chip (pin 9 on the $64-\mathrm{k}$ RAMs) is not used during the refresh cycle. Only an SN74LS157 two-to-one data selector is needed to multiplex the extra two address lines onto the $64-\mathrm{k}$ chips.
To accomplish the changeover, the 5 -V supply line to pin 1 of the RAMs must be disconnected. All $64-\mathrm{k}$ parts are single-supply types. Etch cuts can be made between the memory chips and the controller so that only one wire must be added to connect together each RAM's pin 1. To allow pin-1 refresh, this rail must be tied high via a $1-\mathrm{k} \Omega$ resistor.
The $+12-\mathrm{V}$ connection to pin 8 must be disconnected and replaced by a connection to +5 V . A single etch cut and the addition of a single wire accomplishes this change. As shown in Fig. 1, the +5 $\checkmark$ connection to pin 9 must be disconnected to allow connection of an additional address line to this pin on the $64-\mathrm{k}$ devices. Four decoupling capacitors must be removed, nine tracks cut, and six wires added.
The address lines to pins 17 and 18 of the MC3480

2. An inexpensive data selector chip, the 74LS157, is the only additional hardware required for modification of the evaluation board.

## IdeasForDesign

must be disconnected and reconnected to the data selector (Fig. 2). The controller's pins 17 and 18 must be grounded so that $\mathrm{RAS}_{1}$ and CAS are selected. The remainder of the data selector's pins are connected as shown. The +12 and $-5-\mathrm{V}$ connections to the ROM jumper area must be reconnected directly to the supply rails. The board's PROM, an N82S129, must be reprogrammed to the pattern shown in Fig. 3. A 74LS287 may be substituted.

In operation, line $A_{15}$ or $A_{16}$ of the board is multiplexed onto pin 9 of the $64-\mathrm{k}$ RAMs, depending on the state of ROWEN (the line used by the MC3242 for multiplexing of the other 14 address lines). During a refresh cycle, the state of the additional address line is not important.

David Cowan, Research Assistant, Department of Applied Physics \& Electronics, Durham University, South Rd., Durham DH1 3LE, United Kingdom.
$\operatorname{ccocococococococococococococococ}$ OC OC OCOCOCOCOCOCOCOCOCOCOCOCOCOC OCOCOCOCOCOCOCOCOCOCOCOCO $O C O C O C O C O C O C O C O C O C O C O C O C O C O C O C O C$ ococococococococococococococococ OC OC OC OC OC OC OC OC OC OC OCOCOCOCOCOC OCOCOCOCOCOCOCOCOCOCOCOCOC OC OC OC OC OC OC OC OC OC OC OC OC OC OC OC OC
 0000000000000000.0000000000 .000000
 $30 \cdot 0000000000.000000 .00 \cdot 00 \% 40-00: 00000000$ co: $00000000000000: 30 \leqslant 100: 00: 00000000.0000$ DO $0000000000000000: 00000010000000000$ EO 00000000000000.00 00 00000000000000 FO 0000000000000000 00 000010000000202
3. The evaluation board's blpolar PROM, an N82S129, must be reprogrammed as above. An SN74Ls287 can be used if - Texas instrumente' programmer la more readily avallable.

APPENDIX C
DMA Interface Circuit Diagrams





D. U INTEREACE CARD
$2901 \rightarrow 68000$ BUFFERS/AODRESS COUNTERS



Appendix D
Portable Highway Controller Commands

## Portable Highway Controller Guide

## Portable ASH Controller

## User Instructions

The instructions which may be used by the operator are normally two character commands, terminated by an ' $F$ '. The commands fall into three groups, as follows:-

## Controller Operation

Cl Start Controller, clear and enable interrupts to the MC68000 host.
C2 Stop Controller.
C3 Reset Controller and disable interrupts.
CA Direct Controller to 'Go Passive'.
CC Change cable, prompts for desired cable number.

## General Highway Operation

BA Reset a single terminal unit. Prompts for relevant terminal unit.
BB Add a single terminal to the polling scheme.
BC Set up a complete new polling table.
BD Reset the system sync. time to zero.
BE Set up a new time of day. Enter a single character per line, as follows:- months*10, months, days*10, days, hours*10, hours, minutes*10, minutes.

# Portable Highway Controller Guide 

Monitoring Display

DB Display system time.
DC Display controller status.
DD Display statistics for a particular terminal unit.
DE Display the statistsics of all terminal units.

## Executive Systems

AAA Return executive control to the VDU.

## Portable Highway Controller Guide

On power-up, the portable highway controller unit performs a reboot of the operating system for the MC68000. It then resets the ASH controller tables to their normal default conditions, including a polling table which consists of terminal units $0-16$ inclusive. The MC68000 will then start the controller, which can then assume control of the ASH system, should it be the only active controller. The polling table may then be reset by the use of the BB or BC commands. After using the AAA command to redirect executive control to the VDU, control may be returned to the keypad/ front-panel display, by typing RES.

## Documented Bugs

1) Display Corruption. Due to a fault in the address decoding for the PIAs on the MEX68KDM board, occasional corruption of their control and data register contents can occur. To protect against this, the registers of the PIA which drive the keypad and display are checked and updated more often than necessary. This gives rise to the periodically flashing display unit. It will be possible to remove these additional checks in the next controller, which will not use the MEX68KDM boards.
2) Time of Day. A software fault in the version 1.2 controller software causes the time of day to be updated incorrectly in passive highway controller units. This fault is characterised by a time of day which appears to be stationary.

## Appendix E

Graphs of ASH Test Results










| -8 .ASH SEA TRIAL RESULTS | SMS.T |
| :---: | :---: |
| $\|-7\|$ | $\begin{aligned} & \text { START DATE } \\ & 19 / 1 / 81 \end{aligned}$ |
|  | $\begin{aligned} & \text { START TIME } \\ & 14 / 21 / 36 \end{aligned}$ |
| $-4$ | INTEGRATION PERIOD |
| $\int_{-3}^{-4}$ | $\begin{array}{\|c} \text { 6Ø SECS } \\ \hline \text { TERMINAL } \\ \text { NUMBER } \\ 3 \\ \hline \end{array}$ |
|      <br> -215 16 18 18 18 <br>  15 20   | VERTICAL SCALE1LOG ERROR RATE TIME (GMT) |




| $-8_{\text {I }}$ ASH SEA TRIAL RESULTS | SMST |
| :---: | :---: |
| $-7 \mid$ | $\begin{aligned} & \text { START DATE } \\ & 19 / 1 / 81 \end{aligned}$ |
| $-6$ | $\begin{aligned} & \text { START TIME } \\ & 23 / 16 / 1 \end{aligned}$ |
|  | INTEGRATION PERIOD |
| $\left\|\begin{array}{l} -4 \\ -3 \end{array}\right\|$ | $6 \square$ SECS TERMINAL NUMBER 1 |
| -2 1 1 1 1 1 | VERTICAL SCALE: LOG ERROR RATE horizontal scale TIME (GMT) |


| -8 ASH SEA TRIAL RESULTS | SMST |
| :---: | :---: |
| $\|-7\|$ | $\begin{aligned} & \text { START DATE } \\ & 19 / 1 / 81 \end{aligned}$ |
| $-6$ | $\begin{aligned} & \text { START TIME } \\ & 23 / 15 / 56 \end{aligned}$ |
| $-4 \mid$ | INTEGRATION PERIOD <br> 60 SECS |
|  | TERMINAL |
| -3. | NUMBER 2 |
|  | VERTICAL SCALE: LOG ERROR RATE Horizontal scale TIME (GMT) |




| -8 . ASH.SEA. TRIAL RESULTS | SMST |
| :---: | :---: |
| $-7$ | $\begin{aligned} & \text { START DATE } \\ & 21 / 1 / 81 \end{aligned}$ |
| $-\left.6\right\|_{\square} ^{\cdots} \cdot \cdot \cdot \cdot \quad \ddots \quad \cdot \quad \because \cdot$ | $\begin{aligned} & \text { START TIME } \\ & 20 / 42 / 39 \end{aligned}$ |
|  | INTEGRATION PERIOD |
| $\left\|\begin{array}{r} 7 \\ -3 \end{array}\right\|$ | 3DØ SECS <br> TERMINAL <br> NUMBER <br> $\square$ |
| $\begin{array}{rlllll}-21 & + & + & + & + & + \\ 21 & 22 & 0 & 1 & 2\end{array}$ | VERTICAL SCALE: LOG ERROR RATE horizontal scalen TIME (GMT) |




| -8 ASH. SEA TRIAL RESULTS | SMST |
| :---: | :---: |
| $-7$ | $\begin{aligned} & \text { START DATE } \\ & 21 / 1 / 81 \end{aligned}$ |
| -6. | $\begin{aligned} & \text { START TIME } \\ & 2 \oslash / 42 / 39 \end{aligned}$ |
| $-8$ | INTEGRATION PERIOD |
| $-3$ | EØ SECS <br> TERMINAL <br> NUMBER <br> 3 |
| $\begin{array}{rrrrrr}-21 & 1 & 1 & 1 & 1 & 1 \\ 21 & 22 & 23 & 1 & 2\end{array}$ | VERTICAL SCNLE: LOG ERROR RATE horizontal scaleiTIME (GMT) |





[^0]:    1. Several etch cuts and wire jumpers help reconfigure the MEX68KDM evaluation board for operation with $64-\mathrm{kbyte}$ RAMs. The greater-capacity memory chips boost on-board storage from 32 to 128 kbytes.
