

Durham E-Theses

Design of microprocessor-based hardware for number theoretic transform implementation

Shamim, Anwar Ahmed

How to cite:

Shamim, Anwar Ahmed (1983) Design of microprocessor-based hardware for number theoretic transform implementation, Durham theses, Durham University. Available at Durham E-Theses Online: http://etheses.dur.ac.uk/7213/

Use policy

 $The full-text\ may\ be\ used\ and/or\ reproduced,\ and\ given\ to\ third\ parties\ in\ any\ format\ or\ medium,\ without\ prior\ permission\ or\ charge,\ for\ personal\ research\ or\ study,\ educational,\ or\ not-for-profit\ purposes\ provided\ that:$

- a full bibliographic reference is made to the original source
- a link is made to the metadata record in Durham E-Theses
- the full-text is not changed in any way

The full-text must not be sold in any format or medium without the formal permission of the copyright holders.

Please consult the full Durham E-Theses policy for further details.

Academic Support Office, The Palatine Centre, Durham University, Stockton Road, Durham, DH1 3LE e-mail: e-theses.admin@durham.ac.uk Tel: +44 0191 334 6107 http://etheses.dur.ac.uk

DESIGN OF MICROPROCESSOR-BASED HARDWARE FOR

.

NUMBER THEORETIC TRANSFORM IMPLEMENTATION

by

Anwar Ahmed Shamim B.Sc., M.Sc.

·····

.


The copyright of this thesis rests with the author. No quotation from it should be published without his prior written consent and information derived from it should be acknowledged.

A thesis submitted in accordance with the regulations for the degree of Doctor of Philosophy at the University of Durham, Department of Applied Physics and Electronics. /

1983



28. NOV 1983



Design of Microprocessor-Based Hardware for Number Theoretic Transform Implementation

Anwar Ahmed Shamim

ABSTRACT

Number Theoretic Transforms (NTTs) are defined in a finite ring of integers Z_M , where M is the modulus. All the arithmetic operations are carried out modulo M. NTTs are similar in structure to DFTs, hence fast FFT type algorithms may be used to compute NTTs efficiently. A major advantage of the NTT is that it can be used to compute error free convolutions, unlike the FFT it is not subject to round off and truncation errors.

In 1976 Winograd proposed a set of short length DFT algorithms using a fewer number of multiplications and approximately the same number of additions as the Cooley-Tukey FFT algorithm. This saving is accomplished at the expense of increased algorithm complexity. These short length DFT algorithms may be combined to perform longer transforms.

The Winograd Fourier Transform Algorithm (WFTA) was implemented on a TMS9900 microprocessor to compute NTTs. Since multiplication conducted modulo M is very time consuming a special purpose external hardware modular multiplier was designed, constructed and interfaced with the TMS9900 microprocessor. This external hardware modular multiplier allowed an improvement in the transform execution time.

Computation time may further be reduced by employing several microprocessors. Taking advantage of the inherent parallelism of the WFTA, a dedicated parallel microprocessor system was designed and constructed to implement a 15-point WFTA in parallel. Benchmark programs were written to choose a suitable microprocessor for the parallel microprocessor system. A master or a host microprocessor is used to control the parallel microprocessor system and provides an interface to the outside world. An analogue to digital (A/D) and a digital to analogue (D/A) converter allows real time digital signal processing.

-i-

ACKNOWLEDGEMENTS

I owe my unbound gratitude to Dr. B. J. Stanier for his guidance, constructive criticism, invaluable suggestions and kindly help throughout the period of this project.

I should like to thank Prof. G. G. Roberts for allowing me to use the facilities of the Department of Applied Physics and Electronics. I am grateful to my colleagues for valuable discussions. Furthermore, I am also thankful to the members of the workshop for providing the necessary and technical assistance.

I should also like to thank the computer unit and the library staff for their co-operation.

I greatly acknowledge the moral and financial support I received from my parents, brothers, sisters, Mr. A. Khan and family and H. Khan. I also extend my appreciation to Prof. N. A. Khan and other friends for their moral support.

My special thanks are due to Dr. M. Ahmed and the South Fields Trust, London for providing the financial support.

-ii-

Dedicated To My Affectionate Parents

Who Inspired Me To Higher Ideals Of Life

;

CONTENTS

ABSTRACT

ACKNOWLEDGEMENTS

CHAPTER 1

Introduction

CHAPTER 2

Elementary Number Theory and Number Theoretic Transforms

- 2.1 Introduction
- 2.2 Discrete Fourier Transform and the Convolution
- 2.3 Congruence
- 2.4 Chinese Remainder Theorem (CRT)
- 2.5 Groups, Rings, and Fields
- 2.6 Number Theoretic Transforms
 - 2.6.1 Mersenne Number Transforms
 - 2.6.2 Fermat Number Transforms

CHAPTER 3

Multiplication Techniques For Microprocessors

- 3.1 Introduction
- 3.2 Clocked Multiplication Algorithms
 - 3.2.1 Multiplication on a Microprocessor
 - 3.2.2 Burk-Goldstine Von-Neumann Method
 - 3.2.3 Robertson's First Method
 - 3.2.4 Robertson's Second Method
 - 3.2.5 Booth's Algorithm
 - 3.2.6 A Short Cut Multiplication Method
 - 3.2.7 Multiple Digit Multiplication Method

3.3 Clockless Multiplication

3.3.1 Array or Parallel Multiplication

- 3.4 Read Only Memory (ROM) Multiplier
 - 3.4.1 Direct ROM Multiplier
 - 3.4.2 Quarter-Squares Lookup Table Multiplication
 - 3.4.3 Multiplication Using Logarithms
- 3.5 Parallel Multiplier Chips
- 3.6 Modular Arithmetic on Microprocessor
 - 3.6.1 Addition Modulo 65521
 - 3.6.2 Subtraction Modulo 65521
 - 3.6.3 Multiplication Modulo 65521

CHAPTER 4

Implementation of the Winograd Fourier Transform Algorithm

- 4.1 Introduction
- 4.2 Computation of NTT using WFTA
 - 4.2.1 Determination of the Constants for the WFTA
- 4.3 Architecture of the TMS9900 Microprocessor
- 4.4 Implementation on the Microprocessor

CHAPTER 5

External Hardware Modular Multiplier

- 5.1 Introduction
- 5.2 Design and Implementation of an External Hardware Modular Multiplier
 - 5.2.1 Interfacing Considerations
 - 5.2.2 Interfacing the Modular Multiplier with the TMS9900 Microprocessor

5.3 Results

CHAPTER 6

Multi Processor and Parallel Processor Systems

- 6.1 Introduction
- 6.2 System Organisation
 - 6.2.1 Single Instruction Single Data (SISD) Machine
 - 6.2.2 Single Instruction Multiple Data (SIMD) Machine
 - 6.2.3 Multiple Instruction Multiple Data (MIMD) Machine
 - 6.2.4 Multiple Instruction Single Data (MISD) Machine
- 6.3 Multi Processor Systems
 - 6.3.1 Directly Coupled Multi Processor Systems
 - 6.3.2 Indirectly Coupled Multi Processor Systems
- 6.4 Inter Processor Communication
 - 6.4.1 Time-Shared Bus
 - 6.4.2 Dedicated Link
- 6.5 Parallel Processor Systems
- 6.6 Array Processors
- 6.7 Processor Memory Interconnection
- 6.8 Computer Systems
 - 6.8.1 Ring Structure
 - 6.8.2 Star Link
 - 6.8.3 Fully Connected Link

CHAPTER 7

A Dedicated Parallel Microprocessor System

- 7.1 Introduction
- 7.2 Choice of a Microprocessor

- 7.3 Architecture of the MC6809 Microprocessor
 - 7.3.1 Hardware and Software Interrupts
 - 7.3.2 Microprocessor Synchronisation
- 7.4 Inter Microprocessor Communication
- 7.5 Dual Microprocessor System
 - 7.5.1 Merits and Demerits
- 7.6 Design and Implementation of the Dedicated Parallel Microprocessor System
 - 7.6.1 System Architecture
 - 7.6.2 Design of the Control Microprocessor
 - 7.6.3 Software of the Control Microprocessor
 - 7.6.4 Design of a Typical Slave Microprocessor
 - 7.6.5 Software of the Slave Microprocessors
 - 7.6.6 Synchronisation of the Hardware and the Software
- 7.7 Transforms of Real Time Signals
- 7.8 Results

CHAPTER 8

Conclusion

Appendix-A

Modular Arithmetic Routines for the following

microprocessors.

TMS9900, MC6809, Z80, 6502

32/16-bit Divide Routine for the MC6809

Appendix-B

Assembler Source Listing for a 15-point WFTA (TMS9900) FORTRAN Source Listing for a 15-point WFTA

Appendix-C

FORTH Source Listing for a 60-point WFTA

Appendix-D

Software of the Parallel Microprocessor System Assembler Source listing for 15-point WFTA (MC6809)

Appendix-E

Backplane Wiring for the Parallel Microprocessor System

REFERENCES

1

.

CHAPTER 1

Introduction

The aim of this work was to design hardware to facilitate the implementation of the Winograd Fourier Transform Algorithm (WFTA) to compute Number Theoretic Transforms (NTTs) on microprocessors.

Microprocessors are easy to implement and provide cheap integer processing power. In recent years there has been a major breakthrough in the solid state technology, which is responsible for providing highly reliable hardware.

Cooley and Tukey (8), described a fast and efficient method to compute the Discrete Fourier Transform (DFT) via the Fast Fourier Transform (FFT) algorithm (2). The FFT is subject to truncation and round off errors, since it involves multiplications with complex irrational roots of unity, which cannot be represented accurately on a finite precision machine.

Number Theoretic Transforms on the other hand have a similar structure to DFTs, and are defined in a finite ring of integers Z_M , where M is the modulus. All the arithmetic operations are carried out modulo M. Fast FFT type algorithms may also be used to compute NTTs without round off errors (9) - (15), (20), (80). The results thus obtained are exact.

Winograd (3), (4), proposed short length DFT algorithms which show improvement over the conventional FFT algorithm. The



WFTA requires fewer multiplications, and roughly the same number of additions as the Cooley-Tukey FFT algorithm. In the FFT the transform length is restricted to powers of 2, but in the WFTA the transform length is the product of several mutually prime factors. These mutually prime factors are chosen from the short length (small-N) WFTA. Transform lengths from 2 to 5040 may be implemented. Implementation of the WFTA requires some constants to be precomputed and stored in the memory which requires more memory than the comparable length FFT (51). The WFTA requires less multiplications, but at the expense of increased algorithm complexity and more data transfers (52).

Martin (5), (6), carried out a search for a suitable modulus M for 16-bit arithmetic on the lines described by Bailey (53), and found that M = 65521 is suitable for NTT implementation. Agarwal and Burrus (9), have shown that the transform lengths are subject to certain constraints.

1- N must divide O(M), where O(M) is greatest common divisor

(g.c.d) of the set of prime divisors (p $_{i}$ - 1) of M.

 $O(M) = g.c.d (p_i - 1)$

2- An element α of order N must exist such that

 $\alpha^{N} \equiv 1 \mod M, \alpha^{r} \not\equiv 1 \mod M, \forall r < N.$

3- N⁻¹ must exist in the ring Z_{M^*} . If M is not prime, then N⁻¹ may or may not exist. N . N⁻¹ = 1 mod M.

- 4- N must be well factored for fast transform algorithms
- 5- To implement fast and simple arithmetic mod M, M and $\dot{\chi}$ must have simple binary representation.

No attempt has been made to compare the WFTA and the FFT nor to derive any of the algorithms. Martin (5), have discussed these topics in detail. Here we will emphasise more the hardware design and implementation to compute NTT via WFTA. McClellan and Rader (7), provide good references for the NTT and the WFTA.

In chapter 2 basic number theory and Number Theoretic Transforms, and some fundamental concepts about rings, fields, and modular arithmetic are described. A brief discussion about Mersenne Number Transforms (MNTs) and Fermat Number Transforms (FNTs) is also presented.

Chapter 3 describes different algorithms for signed and unsigned multiplication suitable for microprocessors. Multiplication using ROM lookup is also described, this method provides a fast way of multiplying two numbers. However, the applications may be limited since the size of the ROM increases rapidly as the size of the input numbers increase. Fast multiplier chips are now available which may replace several discrete components. Finally 16-bit modular arithmetic operations for a microprocessor are described.

Chapter 4 describes a step by step approach towards the implementation of the WFTA to compute the NTT. The WFTA was implemented on the TMS9900 microprocessor (54), (55), using Assembler and FORTH (56), (57), languages. The WFTA was also implemented on the MC6809 microprocessor (78), (79), using Assembler language, and in FORTRAN and Assembler on IBM mainframe computers (370/168 and 370/4341).

The total transform execution time on a processor depends upon the number of operations and the time required to execute each operation. Ordinary microprocessors do not have hardware multiplication, even microprocessors with hardware multiply require a considerable amount of time for multiplication. Modular arithmetic operations and in particular modular multiplication, are very slow. Chapter 5 describes a special purpose (16 x 16-bit) external hardware modular multiplier (mod 65521) interfaced with the TMS9900 microprocessor. This modular multiplier behaves as an intelligent memory mapped peripheral. We shall use the term modular for the results reduced modulo M. This external modular multiplier uses multiplier chips and ROM lookup techniques to generate the modular product. Finally comparison of timings for the implementation of WFTA with and without using the external hardware modular multiplier are discussed.

Chapter 6 provides prerequisite information and describes some of the basic concepts of parallel and multi processor systems. In addition inter processor communication, array processors and processor to memory interconnection is also

described.

The difficulties involved in the uni processor implementation of the WFTA is that it requires more data transfers and indexing in the memory to acquire data (52). Since the WFTA exhibits parallelism in its structure, the possibility of parallel implementation of the WFTA was investigated. Chapter 7 describes design and construction of a parallel microprocessor system to implement a 15-point WFTA.

Benchmark programs were written to choose a suitable microprocessor for the design of a parallel microprocessor system. Motorola's MC6809 microprocessor gave an optimum choice among several microprocessors. To investigate the principle of data exchange between the two microprocessors, a two microprocessor system (using MC6809) was designed and tested. The TMS9900 microprocessor was used as a host processor.

Since the modular multiplication is the most time consuming operation, the parallel microprocessor system was designed such that each of the microprocessor is loaded equally during the modular multiplication. A control or a master microprocessor is used to control the parallel structure. The control microprocessor provides communication between the parallel microprocessor system and the outside world. Inter microprocessor communication is through dedicated latches. The system configuration is that of a master and slave, all the input/output (I/O) data is through the master microprocessor.

The system design is described, and the timings for parallel and uni processor implementation of the 15-point WFTA are discussed. Finally a 15-point convolution was also implemented on the parallel microprocessor system. The software development is the bottleneck of the parallel microprocessor system.

It was found that the execution time of a 15-point WFTA on the parallel microprocessor system is comparable with the execution time on IBM mainframe computers.

Software routines are listed in appendix-A to appendix-D. Appendix-E contains backplane wiring connections for the parallel microprocessor system.

Fully documented program listings appearing in the appendices A - D are available in a separate folder.

CHAPTER 2

Elementary Number Theory and Number Theoretic Transforms

2.1 Introduction

The Discrete Fourier Transform (DFT) of a sequence x(n) is given by:

$$\times (k) = \sum_{n=0}^{N-1} x(n) W^{nk}$$
(2.1)

where k = 0,1,2,...,N-1. The Inverse Discrete Fourier Transform (IDFT) is given by:

$$x(n) = N^{-1} \sum_{k=0}^{N-1} X(k) W^{-nk}$$
(2.2)

where n = 0,1,2,...,N-1, and W = $e^{-j2\pi/N}$, j = $\sqrt{-1}$. W_N (usually written as W) is the principal root of unity such that W^N = 1 mod N, where N is the sequence length.

Direct computation of equation (2.1) requires N^2 complex operations. A complex operation is a multiplication followed by an addition. On a digital computer multiplication of two numbers requires more computation time than the addition of two numbers. The multiplication time depends entirely on the software and the hardware available. To improve the efficiency and to compute equation (2.1) faster, the number of multiplications must be reduced. Various algorithms are available which are more efficient than the direct computation of equation (2.1).

In 1965 Cooley and Tukey (8), presented their FFT (Fast Fourier Transform) algorithm. This algorithm efficiently computes DFT given by equation (2.1). The number of complex operations are reduced from N^2 to $Nlog_2N$. This fractional saving of N/log_2N becomes quite appreciable for sequence lengths greater than N = 32. It is required by the algorithm for N to be highly composite and a power of 2, such that N = 2^m , where m is a positive integer. Reference (2), provides theoretical development of the FFT algorithm in detail.

The Fourier Transforms are complex in general. The computation of equation (2.1) using the FFT requires multiplications with complex irrational roots of unity. These irrational roots cannot be represented accurately on a finite precision machine. The FFT is subject to cumulative roundoff and truncation errors. This gives rise to noise at the output of digital signal processing system, thus deteriorating the signal-to-noise ratio.

2.2 Discrete Fourier Transform and the Convolution

A common problem in digital signal processing is the implementation of convolution which is defined by:

$$N-1$$

y(n) = $\sum_{i=0}^{N-1} x(i) h(n-i)$ (2.3)

where n = 0,1,2,...,N-1, y(n) is the convolution of two sequences x(n) and h(n). Direct implementation of convolution by using

equation (2.3) is not efficient. However, the Discrete Fourier Transform (DFT) can be used to compute convolution efficiently. Certain transform possess the Cyclic Convolution Property (CCP), which may be represented as follows:

(

$$T(y) = T(h) \cdot T(x)$$
 (2.4)

where '.' denotes pointwise multiplication. The inverse of equation (2.4) is given by:

$$y = T^{-1} [T(h) . T(x)]$$
 (2.5)

So a cyclic (circular) convolution may be performed by taking the inverse transform (T^{-1}) of the product of the transforms of the two sequences to be convolved.

Let X(k) and H(k) be the Fourier transforms of the sequences x(i) and h(i) respectively. Then from equation (2.5) we have:

$$y(n) = N^{-1} \sum_{k=0}^{N-1} H(k) X(k) W^{-nk}$$
 (2.6)

Substituting value of X(k) in equation (2.6) we get,

5

$$y(n) = N^{-1} \sum_{k=0}^{N-1} H(k) \sum_{i=0}^{N-1} x(i) W^{ik} W^{-nk}$$

$$= \sum_{i=0}^{N-1} x(i) N^{-1} \sum_{k=0}^{N-1} H(k) W^{-k(n-i)}$$

$$= \sum_{i=0}^{N-1} x(i) h(n-i)$$

To obtain an N point circular convolution of the sequence h(n-i), if the sequence length is less than N it must be periodically extended to have a period of N. Hence

N-1

$$y(n) = \sum_{i=0}^{N-1} x(i) h(n-i \mod N)$$
 (2.7)
 $= x(i) * h(i)$

where * denotes convolution.

Equation (2.7) shows circular convolution, it is so called since it evaluates y(n) as if the input sequence were periodically extended outside the range $\begin{bmatrix} 0 & to & N-1 \end{bmatrix}$. This may also be stated as that for cyclic convolution the indices are evaluated mod N. If zeros are appended to the sequence so as to avoid aliasing or overlapping, the cyclic convolution gives the same results as conventional convolution. Convolution computed via equation (2.5) is computationally efficient when the sequence length is highly composite, so that FFT type algorithms can be applied to it.

2.3 Congruence

Consider two elements a,b of a set. Then for b a positive integer, if b is a factor of a we can write

$$a = qb + r \quad \text{for } 0 < r < q \qquad (2.8)$$

where q represents the quotient and r the remainder. Equation (2.8) basically represents a division operation. If the remainder r = 0 then we say that b divides a and is represented as b a. For all integers in the set there are at least two divisors for each element, either 1 a or a a. This condition indicates that a is a prime, with no divisors except 1 and itself. If r = 0 then we say that a is composite a=qb. Either q or b or both can be prime or composite. For q and b composite we can further factorise until we get prime factor factorisation which is written as:

 $a = \prod_{i} p_{i}^{r} i$

where p_i is a prime and r_i is an integer exponent. In equation (2.8) if b is a fixed number then it is called the modulus. Then for infinitely large number of values of a we can have the same value of the remainder r. All these values of a which give the same value of r are said to be congruent and are denoted by \equiv . The remainder r is called the residue mod b, or simply the residue. For example, let b = 5. Then 7 \equiv 2 mod 5, 12 \equiv 2 mod 5, and 17 \equiv 2 mod 5. Numbers 7, 12, 17 are congruent mod 5. In general we can write

a≡r mod b

b (a-r)

ог

also if $a \equiv 0 \mod b$ then $b \mid a$. Some notations also use angle

brackets to represent the modulus, for example:

 $\langle 12 \rangle_5$ and $\langle 13 + 8 \rangle_5$

The following conditions hold for congruence

The largest number which can divide a and b is called the greatest common divisor (g.c.d). If the two numbers a and b are mutually prime i.e. they have no common factors then they are represented as (a,b) = 1, or a and b have a common factor of 1, for example (3,4) = 1, and (3,5) = 1, etc. However, if there is a common divisor then (8,10) = 2.

2.4 Chinese Remainder Theorem (CRT)

If the residue is known for several mutually prime moduli then with the help of the Chinese Remainder Theorem (CRT) these residues can be combined to give the result modulo the product of all the mutually prime factors.

Let a set of simultaneous congruences be given for which each of the moduli m_i are relatively prime. For each i, b_i is determined through linear congruences. The solution of the set of congruences is given by:

$$y = a_{1}b_{1}M/m_{1} + a_{2}b_{2}M/m_{2} + \dots + a_{j}b_{j}M/m_{j}$$
(2.9)
where $y = a_{i} \mod m_{i}$, and composite modulus M is given by:

$$M = \prod_{i} m_{i}$$
(2.10)

provided that $\mathbf{m}_{i}^{}$ are relatively prime, $\mathbf{b}_{i}^{}$ are defined such that:

For example, let $x \equiv 2 \mod 3$, $x \equiv 2 \mod 5$, $x \equiv 4 \mod 7$. To solve these simultaneous congruences first we get the product of mutually prime factors according to (2.10). Hence

$$M = 3 \cdot 5 \cdot 7 = 105$$

Now from (2.9)

$$x = 2 b_1 105/3 + 2 b_2 105/5 + 4 b_3 105/7$$

= 2 . 35 . b_1 + 2 . 21 . b_2 + 4 . 15 . b_3 (2.11)

Now to determine b_1 , b_2 , b_3 such that

35. $b_1 \equiv 1 \mod 3 \implies b_1 = 2$ 21. $b_2 \equiv 1 \mod 5 \implies b_2 = 1$ 15. $b_3 \equiv 1 \mod 7 \implies b_3 = 1$

substitution of these values in (2.11) gives

$$x = 70 \cdot 2 + 42 \cdot 1 + 60 \cdot 1 = 242 \equiv 32 \mod 105$$

2.5 Groups, Rings and Fields

Recall from the previous section that

$$a = b + Mc$$
 (2.12)

where b is the remainder, c is an integer (quotient) and M the modulus. Then (2.12) may be rewritten as

 $a \equiv b \mod M \forall a, b \in [1, M-1]$ In a finite set [a, b, c, ..., M-1] of integers all the elements are congruent to some integer called the modulus M. Such a set is denoted as Z_M . Let there be an operation * defined in Z_M , then the following conditions hold. 1- Closure : $a * b + a, b \in Z_M$ 2- Associative : $(a * b) * c = a * (b * c) + a, b, c \in Z_M$ 3- Identity element : $a * I = I * a = a + a, I \in Z_M$ 4- Inverse element : $a * a^{-1} = I + a, a^{-1} \in Z_M$ 5- Commutative : $a * b = b * a + a, b \in Z_M$

Where I represents an identity element and a⁻¹ is the inverse of a. If the operation * is defined as ordinary addition then property 4 represents subtraction, and for ordinary multiplication it represents division.

If these properties hold then the set of integers Z_M is called a group under the operation *. A group which obeys the commutative law is called an abelian group or a commutative group. A group is called a cyclic group if all the elements of the group can be generated from a single element, this element is called a generating function. For example 1 is a generating function under addition mod M. For a group Z_M under ordinary addition '+' and ordinary multiplication '.' operations if the following distributive laws hold,

a . (b + c) = a . b + a . c a . (b . c) = (a . b) . c (a + b) . c = a . c + b . c

 \forall a,b,c \in Z_M, then the group is called a ring.

Consider some examples of arithmetic mod 11, the elements in the ring Z_M are $\begin{bmatrix} 0,1,2,...,10 \end{bmatrix}$. 1- Addition : 5 + 8 = 13 = 2 mod 11 2- Negation : -3 = 11 + (-3) = 8 mod 11

- 3- Subtraction : 3 7 = 3 + $(11 7) = 3 + 4 \equiv 7 \mod 11$
- 4- Multiplication : 5 . 4 = 20 ≡ 9 mod 11
- 5- Multiplicative inverse : 6 . 2 = 12 ≡ 1 mod 11 6 and 2 are multiplicative inverses of each other or 6⁻¹ ≡ 2 mod 11 or 2⁻¹ ≡ 6 mod 11
- 6- Division : a/b is defined if and only if b⁻¹ exists, therefore, a/b ≡ a . b⁻¹ mod M consider 9/2 = 9 . 6 = 54 ≡ 10 mod 11 from property 5, 6 and 2 are inverses of each other.
 - The element 2 is an integer root of unity of order 10, $2^5 \equiv -1 \mod 11$ $2^{10} \equiv 1 \mod 11$

2.6 Number Theoretic Transforms

One group of transforms having the CCP are those with DFT like structure. Let

$$X(k) = T x(n), \text{ so } x(n) = T^{-1} X(k)$$

$$N-1$$

$$X(k) = \sum_{n=0}^{\infty} x(n) \alpha^{nk}$$
(2.13)

where k = 0, 1, 2, ..., N-1.

The inverse is given by:

$$x(n) = N^{-1} \sum_{k=0}^{N-1} X(k) \alpha^{-nk}$$
 (2.13a)

Where α is an element of order N, and plays the same role as W in equation (2.1). Where N is the least positive integer such that

 $\alpha^{N} \equiv 1 \mod M, \ \alpha, N \in [0, M-1]$. NTTs use modular arithmetic and possess the CCP.

Euler's function or Euler's totient function is defined as the number of integers in the ring Z_M which are relatively prime to a given modulus M. This function is represented by $\mathscr{O}(M)$. If M is composite then $\mathscr{O}(M) < M$, but if M is prime then the Euler's function $\mathscr{O}(M) = M-1$, for example $\mathscr{O}(6) = 2$, and $\mathscr{O}(7) = 6$.

$$\mathscr{O}(M) = M(1-1/p1)(1-1/p2)...(1-1/pr)$$

where pl,p2,...,pr are different primes dividing M.

Euler's theorem states that for any non zero element a in the ring Z_M , which is relatively prime to M, (a,M) = 1, the following congruence holds

 $a^{\emptyset(M)} \equiv 1 \mod M$

If M is prime then O(M) = M-1 and the Euler's theorem reduces to Fermat's theorem given by:

 $a^{M-1} \equiv 1 \mod M$

The necessary and sufficient condition for the NTT with the CCP to exist is that N | O(M), where O(M) is the greatest common divisor (g.c.d) given by:

 $O(M) = g.c.d (p_1 - 1)(p_2 - 1)...(p_r - 1)$ (2.14) Thus the maximum transform length N_{max} = O(M).

When the transforms in equation (2.13) and (2.13a) are defined in a finite ring of integers with the CCP, they are known as Number Theoretic Transforms (NTT) (7), (9) - (15), (80). In NTTs all the arithmetic operations are conducted mod M. There are several constraints between the modulus M and the transform length N (9). Since the NTTs are similar in structure to the DFTs any algorithm which applies to the DFT can be applied to the NTT. In other words an NTT is a DFT with the CCP defined in a finite ring of integers under addition and multiplication. Such a ring is denoted by Z_{M} . If the modulus M is a composite number then the multiplicative inverses of all the elements do not exist. Hence Z_{M} is a field if and only if M is prime. If α is of the order of $\emptyset(M)$, (where $\emptyset(M)$ is the Euler's totient function), then α is called the primitive root or the generating function, the non-zero elements of Z_{M} can be generated by the powers of the primitive root.

The results obtained by NTTs are exact and are not subject to cumulative round off or truncation errors. For computing convolutions using NTTs, the choice of the modulus M has to be made first, then the corresponding N and α may be evaluated.

In a ring of integers Z_M , integers may be represented unambiguously if their absolute value is less than M/2. If the two sequences to be convolved x(n) and h(n) are scaled such that y(n) never exceeds M/2, then the convolution in the ring of integers mod M gives the same results as normal arithmetic. In most practical applications the impulse response of a digital system h(n) and the peak amplitude of the input x(n) signal is usually known.

For efficient implementation of convolution using NTTs the algorithm should be computationally efficient. Also N should be highly composite and the modulus large enough to provide a large

dynamic range of numbers. By suitable choice of N, M and α it is possible to define NTTs which can be computed efficiently. If N is chosen to be a power of 2 the efficiency of the FFT algorithm can be applied for computation. Binary representation of α should also be simple, such that the multiplication could be performed with ease. For $\alpha = 2$ or a power of 2 the multiplications are reduced to bit shifts and add.

Discrete convolution may also be obtained by either Mersenne Number Transform (MNT) or Fermat Number Transform (FNT). These transforms are special cases of Number Theoretic Transforms. The multiplications in MNT and FNT are reduced to circular bit shifts within the word and add (12), (13), (14), (24). On a digital computer most of the computation time is taken by the multiplication. The situation is even worse on a microprocessor because ordinary microprocessors do not have hardware multipliers. Software implementation of the modular multiplier may be implemented to facilitate modular multiplication. So transforms which do not require multiplications at all such as the MNT and FNT are computationally more efficient.

2.6.1 Mersenne Number Transforms

If the modulus is chosen to be a Mersenne number (M_p) , then the transforms defined in a ring with CCP are called Mersenne Number Transforms (MNT). The mersenne numbers are defined as follows:

$$M_{p} = 2^{p} - 1$$

where p is prime. Mersenne numbers are of interest only if p is prime.

Rader (12), have described method for computing circular convolution using Mersenne Number Transforms. The arithmetic to compute Mersenne transform requires only additions and circular shifts of bits within the word. Circular convolution is computed in a similar fashion as given by equation (2.5). Mersenne Number transforms provide error free convolution, since quantisation and truncation have no meaning in the field of integers. MNTs are defined in a field under addition and multiplication, also the associative, commutative and distributive laws hold, except that division is not defined therefore some numbers do not have multiplicative inverses mod M_p , unless M_p is prime.

Mersenne number transforms are defined in a set of p integers.

$$X(k) = \sum_{n=0}^{N-1} x(n) 2^{nk} \mod M_p$$
 (2.15)

where k = 0, 1, 2, ..., p-1

Let q be defined as inverse of p such that

....

$$q = M_{p} - (M_{p} - 1)/p$$

we have solution

if $(M_p - 1)/p$ is an integer but $M_p - 1 = 2^p - 2$ since $p \mid 2^p - 2$. It is a special case of Fermat's theorem which states that, for every prime p and every integer q, $p | q^p - q$, this proves that is an integer. Since

$$pq = (p-1) M_p + 1 = 1$$

thus the inverse transform is given by:

$$x(n) = q \sum_{k=0}^{N-1} X(k) 2^{-nk} \mod M_p$$
 (2.16)

where n = 0, 1, 2, ..., p-1.

To ease the computations 2^{p} (p is prime) may provide a suitable modulus, but the transform length is restricted to 2p. As 2p is not highly composite, it is not of much interest. Consider modulus $2^{k} + 1$, the maximum transform length is 2 since $3 \mid 2^{k} + 1$, hence k must be even (k = pq a composite number). The other choice for the modulus is $2^{p} - 1$, where p is prime, 2 represents root of unity. This allows addition to be performed by simple 1s complement add. Multiplication mod M_p is done by forming 2 p-bit product of two words, and adding p least significant bits (1s complement addition). However, multiplication by 2^{k} mod M_p is quite simple to implement, requiring bit rotation in a p-bit word. The same is true for the inverse transform except that the results must be multiplied by the inverse q.

2.6.2 Fermat Number Transforms

If the modulus is chosen to be a Fermat number, then the transform is called a Fermat Number Transform (FNT). Fermat numbers are defined as:

$$M = F_{t} = 2^{b} + 1$$
(2.17)
where b = 2^t, t = 0,1,2,...

Fermat numbers $F_0 - F_4$ are prime and F_5 upwards are composite. Then for FNT to exist

$$N \mid O(F_t)$$

 $O(F_t) = 2^b = N_{max}$

The largest possible transform length in this case is

$$N = 2^m \qquad m \leqslant b$$

If $\alpha = 2$ the FNT can be computed efficiently. The FNT of a sequence is given by:

$$X(k) = \sum_{n=0}^{N-1} x(n) \alpha^{nk} \mod F_t$$
(2.18)

where $k = 0, 1, 2, \dots, N-1$, and inverse is given by:

N-1
x(n) = N⁻¹
$$\sum_{k=0}^{\infty} X(k) \alpha^{-nk} \mod F_t$$
 (2.19)

where n = 0,1,2,...,N-1, and N is a power of 2, and α is the Nth root of unity, i.e. $\alpha^{N} \equiv 1 \mod F_t$. In case of the FNT the multiplication is equivalent to bit shifts and add.

One of the constraints in the practical implementation of the FNT is that the wordlength is defined by the transform length (13). For a general F_t (t>4) the maximum transform length is given by N = 2^{t+2} . Since $\alpha^2 \equiv 2 \mod F_t$, $\alpha \equiv \sqrt{2}$, the transform length N = 4 x wordlength. For example arithmetic mod F_2 provides us with $6^2 \equiv 2 \mod 17$, $6 \equiv \sqrt{2} \mod 17$.

Equation (2.18) can be computed efficiently using FFT type algorithm. In FNT multiplication is equivalent to simple binary word shift followed by subtraction. Leibowitz (14), have used slightly different approach for performing modular arithmetic mod F_t . In the Agarwal and Burrus (13), method problems arise due to quantisation when b-bits are used for modular arithmetic. This is due to the fact that $2^b \equiv -1$, hence when -1 is encountered it is either rounded to 0 or 2. This introduces some quantisation error. The method described by Leibowitz (14), uses (b+1)-bits, the extra bit is only used to represent 0.

McClellan (15), have described hardware to implement the FNT. A different number representation is used in which the bits are weighted +1, -1 and not as 0, 1 as in conventional binary representation.

CHAPTER 3

Multiplication Techniques for Microprocessors

3.1 Introduction

We have seen in the previous chapter that the Number Theoretic Transforms (NTTs) are defined in a finite ring of integers Z_{M^*} . NTTs provide error free convolution (9), (12), (13). Since in the ring all the numbers are defined precisely, so there is no ambiguity in their representation on a digital computer. In contrast floating point numbers cannot be represented accurately on a digital computer, and floating point arithmetic is subject to roundoff and truncation errors.

Ordinary microprocessors are integer processing machines and are available at much lower prices than the floating point arithmetic processors. A microprocessor provides cheap integer processing power. By appropriately manipulating the carry bit in the condition code register, the microprocessor is capable of performing multi-precision arithmetic, for example an 8-bit microprocessor can perform 16-bit arithmetic operations. It seems logical to investigate the possibilities for implementing NTTs on microprocessors (5), (6). In many microprocessors no hardware multiplier is available since it requires more hardware and chip area. When a hardware multiplier is not available alternative methods may be employed to perform the multiplication in software or by implementing an external hardware multiplier

(18), (31), (41).

For real time digital signal processing applications, multiplication must be carried out efficiently. The multiplication speed can be increased by reducing the total number of additions (of partial products) or by performing high speed addition. Carry Save Adders (CSA) or Carry Look Ahead (CLA) may be used to reduce the carry propagation delay instead of conventional Carry Propagate Adders (CPA) (16), (17), (23).

3.2 Clocked Multiplication Algorithms

We can classify multiplication in different ways i.e. serial, parallel, unsigned, signed (twos complement). A brief outline of different algorithms for binary multiplication is presented.

3.2.1 Multiplication on a Microprocessor

The simplest form of binary multiplication is multiplication by two or powers of two. This is analogous to multiplication by ten or powers of ten (considering integer arithmetic) in the decimal number system. Multiplication by ten is accomplished by appending a number of zeros equal to the power of ten towards the least significant digit. Similarly in the binary number system, multiplication by two is accomplished by shifting the binary word towards the most significant bit position and filling the vacated places by zeros. The number of shifts is equal to the power of two. Overflow conditions must be detected and dealt with accordingly. It may be mentioned here that division by two in the

binary number system is equivalent to shifting the binary word a number of positions towards the low order significant bits. This is analogous to shifting of the decimal point in the decimal number system towards the high order digit position. However, in the binary number system if the least significant bit was a one prior to division by two, then the result is subject to truncation. This may be circumvented by rounding the binary word prior to shifting, this is done by adding a one to the least significant bit irrespective of the bit value.

In practice it is quite uncommon to encounter multiplications by two or a power of two. Hence some other method must be devised and developed for the implementation of multiplication on a microprocessor.

The most commonly used method to perform multiplication on the microprocessor is the shift and add algorithm. The microprocessor checks the bits in the multiplier one by one and if a one is encountered the multiplicand is added to the partial After addition the partial product is shifted towards product. the least significant bits. If a zero is encountered then no addition takes place and the partial product is simply shifted towards low order bits, which is equivalent to shifting of multiplicand towards the most significant bit position (28). This method is lengthy and quite inefficient for large numbers. If subtract instruction is available then an alternative method may be used. For example a string of ones in the multiplier can be reduced to subtract for the first 1 encountered, shift for each subsequent 1 and addition for the first 0 encountered. Α

multiplication by 14 (1110) may be reduced as follows.

$$14 = 2^{3} + 2^{2} + 2^{1}$$
$$= 2^{4} - 2^{1}$$
$$= 10000 - 10$$

Since the multiplication time increases with the number of multiplier bits, the above mentioned method may produce results faster than the shift and add algorithm. This algorithm may also be implemented externally in hardware (17), (18).

3.2.2 Burk-Goldstine - Von-Neumann Method

This method was developed for twos complement multiplication (21). In this method if the multiplier and the multiplicand are positive no correction of the final result is required. However, if any of the operands is negative (twos complement) then correction must be applied to the final result. This step is necessary since in the twos complement number the sign is embedded in the number itself. This algorithm generates the product in the following manner.

Let X, Y be the multiplicand and the multiplier respectively, where

$$X = -x^{0} + X^{*}$$

 $Y = -y^{0} + Y^{*}$ (3.1)

 $-x^{\circ}$ and $-y^{\circ}$ represent the sign bit and X^{*} and Y^{*} give true value of the numbers. For number representation see Chu (21). The product is obtained as follows

$$X^* Y^* = (X + x^0) (Y + y^0)$$
$$= XY + x^0Y + y^0X + x^0y^0$$

To obtain the correct answer $-(x^{\circ}Y + y^{\circ}X + x^{\circ}y^{\circ})$ must be added to the final product, such that

$$X^* Y^* = X Y$$

If one of the numbers is positive then either $-x^{o}Y$ or $-y^{o}X$ have to be added.

3.2.3 Robertson's First Method

This method multiplies a signed number X with an unsigned number $Y^* = Y$. When the multiplier is negative, correction term $-y^oX$ must be added. No correction is required when the multiplicand is negative (21).

3.2.4 Robertson's Second Method

In this method if the multiplier is negative, then the product of -X and -Y is calculated which yields a positive result, then no correction is required. But if Y = -1 then the result is not correct. The value of Y must be restricted such that -1 < Y < 1 (21).

Comparing the two methods, in the first method if the multiplier is negative then it needs correction, but in the second method no correction is required. The hardware only needs to sense the sign bit y^o of the multiplier and to complement the multiplicand X.

3.2.5 Booth's Algorithm

Booth's algorithm is quite extensively used where serial, signed twos complement multiplication has to be implemented (20), (21), (28), (35), (40), (43), (46). This method has an advantage over the previous methods that no prior knowledge of the sign and no correction of the result is required at the end. Also the product is independent of the sign of the multiplier and the multiplicand. Let the multiplier and multiplicand be represented as.

$$X = -x_n 2^n + x_{n-1} 2^{n-1} \dots + x_0 2^0$$
$$Y = -y_n 2^n + y_{n-1} 2^{n-1} \dots + y_0 2^0$$

In this method two consecutive bits y_i and y_{i-1} of the multiplier are examined simultaneously, starting from the least significant bit. Three possible conditions can arise for y_i and y_{i-1}

- i) if y_i , y_{i-1} are 01, then the multiplicand is added to the partial product. After addition the partial product is shifted by one bit towards the least significant bit position.
- ii) if y_i , y_{i-1} are 10, then the multiplicand is subtracted from the partial product and the partial product is shifted one bit towards the least significant bit position.
- iii) if y_i , y_{i-1} are 00 or 11, then no addition or subtraction takes place. However, the partial product is shifted one bit position towards the least significant bit.

3.2.6 A Short Cut Multiplication Method

This method involves detection of isolated bits ones or zeroes. If a sequence of ones are detected then multiple addition of the multiplicand into the partial product takes place. Otherwise multiple shifts are performed on the partial product. Additional hardware may be required to detect the sequence of ones or zeroes. For example, if the multiplier is 01000100, then there are only two additions of 2^6 and 2^2 . Worst case would be if the multiplier had alternating ones and zeroes.

3.2.7 Multiple Digit Multiplication Method

This algorithm uses the method of repeated additions of the multiplicand to the partial product. However, there is a subtle difference from the method described previously (Booth's algorithm). In this method two consecutive bits of the multiplier are checked simultaneously. The following four different conditions can arise.

- i) if y_i , y_{i-1} are 00, then no addition takes place
- ii) if y_i , y_{i-1} are 01, then the multiplicand is added into the partial product.
- iii) if y_i , y_{i-1} are 10, then twice the multiplicand is added into the partial product.
- iv) if y_i , y_{i-1} are 11, then three times the multiplicand is added into the partial product.

Since two consecutive bits are considered only once, the total number of addition steps are thus reduced and hence there is an overall improvement in the speed. It may be noted that the

partial product is shifted two bit positions instead of one after the addition of the multiplicand into the partial product.

Parasuraman (18), have described a variation in this method by inspecting three bits at a time and applying correction. Harman (19), have described a possible method to increase the multiplication speed by examining the number of ones in the multiplier and the multiplicand. The operand which has the least number of ones is chosen as the multiplier. This method may not find a place in practical applications.

3.3 Clockless Multiplication

All the different techniques described above use clock signals to generate the shift and the add pulses. Now we consider some algorithms for clockless multiplication which are much faster than the methods described before. Clockless circuits are also referred to as combinatorial circuits, whose outputs entirely depend upon the current input values.


3.3.1 Array or Parallel Multiplication


This method is generally used when high speed multiplication is to be performed. All the bits of the multiplier and multiplicand are fed simultaneously into an array of logic gates and full adders. No storage of partial or intermediate products is required. Chu (21), have described a simultaneous multiplier in which the two operands are fed into a two dimensional array structure of logic gates and full adders.

Rabiner and Gold (20), have also discussed a fast parallel multiplier which consists of a two dimensional array of 1-bit adders. The total multiplication time is the sum of the settling time and the propagation delay of the logic used, after the operands are fed into the input. The unit cell is shown in These basic cells are cascaded to give a parallel figure (3.1a). multiplier structure. Figure (3.1b) shows a 3 x 3-bit parallel array multiplier. This arrangement can be extended to an n x n-bit parallel multiplier. A finite amount of time is required for the carry to propagate through different stages of the multiplier. The partial products can be generated as shown in figure (3.2). A problem arises when the partial products have to be added. For small numbers the conventional ripple carry adder (CPA) may be used to add the partial products, but for larger numbers a CLA (Carry Look Ahead) or a CSA (Carry Save Adder) may be used (22), (23). Davies and Fung (31), and Bate and Burkowski (33), have described the interfacing of a high speed combinational array multiplier to a microprocessor.

3.4 Read Only Memory (ROM) Multiplier

With the availability of cheap and fast ROMs for storing information lookup techniques may be employed to perform arithmetic operations for a small range of numbers (18), (26), (27), (28). The ROM is programmed such that the products are stored in it in an appropriate manner. The address lines are used as input, and the product is obtained on the data bus. This method is very fast since the output from the ROM entirely depends upon the access time of the ROM and may be of the order










Figure 3.1b: 3 x 3 Parallel array multiplier by combining unit cells.





of tens of nanoseconds. The ROM lookup technique for multiplication can be used in variety of ways some of which are described below.

3.4.1 Direct ROM Multiplier

The multiplier and multiplicand are appropriately connected to the address bus of the ROM. The product of the two numbers, which is stored at this address is then obtained directly. Figure (3.3) shows an arrangement for a simple ROM multiplier. The disadvantage is that if the numbers are large then this method may become impractical due to complexity, size and cost.

3.4.2 Quarter-Squares Lookup Table Multiplication

Let X and Y be the two n-bit numbers to be multiplied. Then the product is obtained in the following manner.

$$XY = \frac{(X + Y)^2 - (X - Y)^2}{4}$$
(3.1)

$$XY = \left[\frac{X + Y}{2}\right]^2 - \left[\frac{X - Y}{2}\right]^2$$
(3.2)

$$XY = \frac{(X + Y)^2}{4} - \frac{(X - Y)^2}{4}$$
(3.3)

Squares of the sum and difference of the two numbers are stored in separate ROMs. Sum and difference is obtained by conventional method using adder. Figure (3.4) shows an arrangement for such a multiplier.



Figure 3.3: Direct ROM multiplier.




Figure 3.4: Quarter-squares lookup table multiplication.




Figure 3.5: Multiplication using logarithms.

In equation (3.1) the product is obtained by dividing the difference of the output of ROM squarer by 4. In equation (3.2) the division by 2 is accomplished before feeding the sum and difference to the ROM square table. This sometimes introduces truncation errors. Equation (3.3) is equivalent to equation (3.1) and gives the same results (26).

For X and Y even or odd we have X = 2m and Y = 2n or X = 2m + 1 and Y = 2n + 1 respectively. If X and Y are even or odd equations (3.1) and (3.3) are equivalent, but equation (3.2) produces truncation errors.

For example, if X is even and Y is odd, then X=2m, Y=2n+1, substituting these in equation (3.3) we get:

$$2m(2n+1) = \frac{(2m + 2n + 1)^2}{4} - \frac{(2m - 2n - 1)^2}{4}$$
$$= (m+n)^2 + (m+n) + \frac{1}{4} - (m-n)^2 - (m-n) - \frac{1}{4}$$
$$= (m+n)^2 + (m+n) - (m-n)^2 - (m-n)$$
$$= 4mn + 2m$$
(3.4)

Considering the case with equation (3.2), we get:

$$\left[\frac{2m+2n+1}{2}\right]^{2} - \left[\frac{2m-2n-1}{2}\right]^{2} = (m+n)^{2} - (m-n)^{2}$$
$$= 4mn$$
$$\neq XY$$
(3.5)

Equation (3.5) shows truncation error of 2m. Davies (28), have described implementation of this method directly on the Z80 microprocessor in software. Johnson (27), have described an improved ROM lookup method. Partial products are stored in separate ROMS and the lookup results are added appropriately. Product time depends upon the access time of the ROMs and the carry propagation delay of the adders. Parasuraman (18), have also described lookup method for multiplication.

3.4.3 Multiplication Using Logarithms

Brubaker and Becker (25), have described another approach to binary multiplication. This method employs logarithm and antilogarithm tables stored in ROMs. The product of two numbers are obtained in the following manner.

XY = antilog (log X + log Y)

This method introduces errors due to truncation and rounding. A disadvantage in this method is that only the product of positive numbers can be directly obtained (since the logarithm of a negative number is undefined). However, the sign of the product can be generated externally if required. Figure (3.5) shows an arrangement for the logarithmic multiplier. The multiplication time is twice the access time of the ROM.

3.5 Parallel Multipliers Chips

Parallel multiplication can be achieved using discrete components described. However, VLSI technology now allows the integration of a complete n x n-bit multiplier on a single chip. These chips are easy to interface with a general purpose microprocessor (18), (31), (34), (35), (36), (37), (38), (39),

(41), (42), (44). Usually these multiplier chips can be cascaded so as to allow multiplication of arbitrary length numbers.

The methods discussed previously use twos complement multiplication with discrete components. However, in VLSI chips a facility may be provided to perform signed or unsigned multiplication, rounding etc.

Bywater (16), Lewin (17), Rabiner and Gold (20), Chu (21), Hayes (22), Flores (45), Booth and Booth (46), Abd-alla and Meltzer (47), are also suggested for further reading.

3.6 Modular Arithmetic on Microprocessor

Modular arithmetic operations can be implemented on any microprocessor with unsigned compare instructions. Some microprocessors may perform these arithmetic operations more efficiently and faster than the others. This depends upon the clock frequency, number of accesses to the memory to fetch the operands and the number of CPU registers available. If the CPU has enough registers to hold the operands and the intermediate or partial products, then the total number of memory accesses are reduced (during the multiplication), which will produce faster results.

Modular arithmetic routines were written for several microprocessors. Results of the routines are shown in tables (3.1) to (3.3). Appendix-A contains assembler source listings of these modular arithmetic routines. Note that each of the microprocessor has a different clock frequency. Renold (48),

Clock MHz	Microprocessor (No. of bits)	Number of Program Bytes	Number of Instr Executed	Clock Cycles (Time Usec)	Price
3	TMS9900 (16) Texas Instr Ltd	36	8	88 (29.3)	50.0
2	M6502 (8) MDS Technology	42	2 2	74 (37.0)	13.0
1	M6809 (8) Motorola	20	8	40 (40.0)	13.0
8	8X300 (8) Signetics	76	26	52 (6.50)	36.0
4	Z80 (8) Zilog	36	14	75 (19.74)	11.0
.125	COP402 (4) National Semiconductors	205	109	216 (864.0)	4.80

Table 3.1: Results of benchmark programs for modular addition.

Clock MHz	Microprocessor (No. of bits)	Number of Program Bytes	Number of Instr Executed	Clock Cycles (Time µsec)	Price
3	TMS9900 (16) Texas Instr Ltd	24	8	88 (29.3)	50.0
2	M6502 (8) MOS Technology	75	16	59 (29.5)	13.0
1	M6809 (8) Motorola	14	6	32 (32.0)	13.0
8	8X300 (8) Signetics	109	50	100 (12.5)	36.0
4	Z80 (8) Zilog	49	22	117 (29.24)	11.0
.125	COP402 (4) National Semiconductors	211	134	268 (1072.0)	4.80

.

.

Table 3.2: Results of benchmark programs for modular subtraction.

. ·

Clock MHz	Microprocessor (No. of bits)	Number of Program Bytes	Number of Instr Executed	Clock Cycles (Time Usec)	Price
3	TMS9900 (16) Texas Instr Ltd	18	5	242 (80.0)	50.0
2	M6502 (8) MOS Technology	333	1246	4866(2433.0)	13.0
1	M6809 (8) Motorola	128	60	336 (336.0)	13.0
8	8X300 (8) Signetics	160	. 325	650 (81.25)	36.0
4	Z80 (8) Zilog	252	109	2462 (615.5)	11.0
.125	COP402 (4) National Semiconductors	859	2269	4553 (18212.0)	4.80

Table 3.3: Results of benchmark programs for modular multiplication.

have compared performances of five different microprocessors by means of nine different benchmark programs. He has suggested two methods for comparison.

i) An instruction of medium complexity (load 8-bit register) is chosen as an instruction unit. The number of clock cycles for any instruction is divided by the number of clock cycles of the instruction unit.

ii) Reduce the clock frequency such that the instruction unit takes the same time for all the processors.

Smith (58), have also described comparison of three microprocessors by executing a standard program on each one of them. The performance is compared by looking at the number of program bytes required, execution time etc.

To implement modular arithmetic any value of modulus M may be chosen. The residue is usually computed using division, but division, like multiplication is not an efficient operation when implemented on a microprocessor. Division may also be implemented externally which may require complex hardware. Special techniques may be used to compute the residue.

In a decimal number system, if the modulus is chosen to be 10, then the residue of the number is the least significant digit of the number. For example $103 \equiv 3 \mod 10$. A similar case is also true in binary number system. If the modulus is chosen to be 2^k (k is a positive integer) then the residue is found by masking out the most significant k-bits except the low order k-bits which is the residue. A carry into the kth bit is

congruent to 1 and if added to the least significant k-bits gives the residue. A choice of modulus 2^k-1 also provides easy calculation of the residue. The residue in this case is computed by adding the k most significant bits to the k least significant bits. But in some cases if the k least significant bits are 1s, and the k most significant bits are zeros, then the result is not correct and may be corrected by adding a one to the k least significant bits.

Let k = 4, $2^4 - 1 = 15$ i) $7 \times 8 = 56 \equiv 11 \mod 15$ in binary form it is given as $0111 \times 1000 = 0011 1000$ 1000 + 0011 ____ 1011 carry = 0mod F ii) $14 \times 14 = 196 \equiv 1 \mod 15$ $1110 \times 1110 = 1100 \ 0100$ 0100 +1100carry = 10000 + 0001 0001 _mod F

If the modulus is chosen as $2^{k} + 1$ then $2^{k} = -1$ and $2^{nk} = (-1)^{nk}$. The problem in this case (k-bit arithmetic) is the representation of -1 if it is encountered, it is either rounded to 0 or 2. To implement NTT there are several constraints between the modulus and the wordlength. If the wordlength of the microprocessor does not allow the required dynamic range of numbers, the Chinese Remainder Theorem (CRT) may

be used to perform arithmetic modulo product of several moduli.

A search for a suitable modulus made by Martin (5), showed that a value of M=65521 $(2^{16}-15)$ is very convenient for implementation of the NTTs using the WFTA. This is the first prime number below 2^{16} and allows a dynamic signal processing range of nearly 2^{16} . Some examples of arithmetic modulo 65521 (\$FFF1) are given below. \$ shows a hexadecimal number. All the following examples use hexadecimal numbers, \$ is omitted. NTTs deal with unsigned numbers so more emphasis will be given to this type of arithmetic.

3.6.1 Addition Modulo 65521

When two 16-bit numbers are fed into a binary adder, a value of 2^{16} - 65521 (=15) must be added to the sum,

i) if a carry was generated or

ii) if the sum was greater than 65521.

0279 + 041C

0695

However, this may generate a further carry, but not more than two carries can ever be generated.

i)

carry = 0

mod FFF1

ii)	FFEF + 0014	
carry = l	0003 + 000F	mod FFF1
carry = O	0012	mod FFF1

3.6.2 Subtraction Modulo 65521

Subtraction is performed in the usual way by adding the twos complement of the subtrahend to the minuend. A value of 65521 must be added to the result, if the subtrahend was greater than minuend.

i)	0352 - 0140	
	0212	mod FFF1

ii)

,

0140 - 0352	
FDEE + FFF1	
FDDF	mod FFF1

3.6.3 Multiplication Modulo 65521

If the product of two 16-bit numbers exceeds 65521 then the product is reduced modulo 65521.

0003 * 0003 = 0	009	mod FFF1
FFFO * FFFO ≡	0001	mod FFF1
	(FFFO ≡	-1 mod FFF1)

CHAPTER 4

Implementation of the Winograd Fourier Transform Algorithm

4.1 Introduction

The Discrete Fourier Transform (DFT) of a sequence x(n) is given by:

$$X(k) = \sum_{n=0}^{N-1} x(n) W^{nk}$$
(4.1)

and the inverse is given by:

$$x(n) = N^{-1} \sum_{k=0}^{N-1} X(k) W^{-nk}$$
(4.2)

where $W = e^{-j2\pi T/N}$, W is an integer root of unity such that $W^N \equiv 1$, N is the sequence length. Cooley and Tukey (8), showed an efficient way of computing the DFT which reduces the number of operations from N^2 to $Nlog_2N$. Attempts have been made to further reduce the number of operations. Winograd (3), proposed a new class of Winograd Fourier Transform Algorithms (WFTA), which requires only 20 percent of multiplications as that of Cooley-Tukey's FFT algorithm and roughly the same number of additions. Winograd proposed short length DFT algorithms of length 2, 3, 4, 5, 7, 8, 9, 16, with minimum number of multiplies. Table (4.1) shows number of additions and number of multiplications for each of these short length DFT algorithms.

Short-length WFTA	No. of Adds	No. of Multiplies
2	2	2
3	6	3
4	8	4
5	17	6
7	36	9
. 8	26	8
9	44	13
16	74	18

Table 4.1: Number of additions and multiplications in the Winograd short length DFT algorithms.

In the FFT the sequence length is $N = 2^{m}$, where m is a positive integer. However, in the WFTA the transform length is equal to several mutually prime factors. If not more than one factor is chosen from each of the following groups (2, 4, 8, 16), (3, 9), (7) and (5), transform lengths in the range from 2 to 5040 are possible. This is done by nesting the short length algorithms together in the following manner. Each of the short length DFT algorithms consists of input additions followed by multiplications and the output additions. In the nested form all the input additions (for the mutually prime factors) are performed one after the other followed by multiplications (with the coefficients) and the output additions. Instead of performing the multiplications separately for each of the short length factors, the multiplications are also nested (49). This algorithm reduces the total number of multiplications at the cost of increased algorithm complexity. These multiplications are performed with precomputed transform coefficients. There are two sets of transform coefficients, one for the forward transform and the other set for the inverse transform. N^{-1} in equation (4.2) is combined with the inverse transform coefficients so that the forward and the inverse WFTA can be computed with equal computational effort.


For example, for sequence length N = 15 the mutually prime factors are (3,5) = 1. Figures (4.1) and (4.2) show the 3-point and 5-point WFTA respectively. Let x0,x1,... denote the input sequence and X0,X1,... denote the transformed sequence.


3-Point WFTA

N = 3, U = 2 TL /3
tl = xl + x2
m0 = l . (x0 + tl)
ml = (COSU - l).tl
m2 = jSINU(xl - x2)
sl = m0 + ml
X0 = m0
Xl = sl + m2
X2 = sl - m2

5-Point WFTA

 $N = 5, U = 2\pi/5$ tl = x1 + x4, t2 = x2 + x3, t3 = x1 - x4t4 = x3 - x2, t5 = t1 + t2 $m0 = 1 \cdot (x0 + t5)$ $ml = (\frac{1}{2}(COSU + COS2U) - 1).t5$ $m2 = \frac{1}{2}(COSU - COS2U)_{*}(t1 - t2)$ m3 = jSINU(t3 + t4)m4 = j(SINU - SIN2U).t4m5 = j(SIN2U + SINU) t3s1 = m0 + m1, s2 = s1 + m2, s3 = m5 - m3s4 = s1 - m2, s5 = m3 + m4X0 = m0X1 = s2 + s3X2 = s4 + s5X3 = s4 - s5X4 = s2 - s3







The nested 15-point WFTA is shown in figure (4.3) which clearly shows five 3-point pre-weaves (premultiply adds), followed by three 5-point pre-weaves. This is followed by the multiplications, the number of multiplications is equal to the product of the multiplications in individual short length DFT algorithms. Finally the three 5-point post-weaves (postmultiply adds) and the five 3-point post-weaves are performed. WEAVE (50) is an acronym for Winograd Elementary Add Vector Elements. Note that there are eighteen multiplications in the 15-point WFTA, since there are three multiplications in the 3-point WFTA and six multiplications in the 5-point WFTA.

Similarly a 60-point WFTA has three mutually prime factors 3, 4, and 5. First of all twenty 3-point, fifteen 4-point, twelve 5-point pre-weaves are performed, followed by 72 modular multiplications with coefficients and the post-weaves for each of the short length WFTA.

The input and the output data must be reordered or shuffled. The input and output shuffle vectors are also precomputed and stored in the memory and the shuffle is then performed using lookup. The disadvantage in the WFTA is that extra memory is required just to store the input/output shuffle vectors and the forward and the inverse WFTA coefficients. However, this algorithm is computationally efficient on machines on which the multiplication time is much longer than the addition time.

Silverman (51), have described memory considerations for the FFT and WFTA, and discussed that the WFTA requires 7N memory




FIG. 4-3: NESTED 15-POINT WINOGRAD FOURIER TRANSFORM ALGORITHM (WFTA)

locations as compared to comparable size FFT algorithm which requires 1.25N memory locations. Unlike the FFT, the WFTA cannot be computed inplace, Silverman called an analogous approach as full overlay. Nawab and McClellan (52), have described that in general the WFTA requires more data transfers than an equivalent length FFT. In addition they have also discussed the minimum number of CPU registers required to perform each short length DFT algorithm efficiently, since register to register instructions are executed much faster.

4.2 Computation of NTT using WFTA

The Number Theoretic Transform (NTT) of a sequence x(n) is given by:

$$\times(k) = \sum_{n=0}^{N-1} x(n) \alpha^{nk}$$
(4.3)

and the inverse is given by:

$$x(n) = N^{-1} \sum_{k=0}^{N-1} X(k) \alpha^{-nk}$$
 (4.4)

where $\alpha = e^{-j2\pi/N}$, and is an integer root of unity, such that $\alpha^{N} \equiv 1 \mod M$, where M is the modulus, and α is defined in a finite ring of integers Z_{M} . The choice of modulus is made such that N/M, if M is prime then N/M-1. The inverse N⁻¹ is defined such that NN⁻¹ $\equiv 1 \mod M$. If M is not a prime then N⁻¹ may or may not exist. Martin (5), carried out a search for a suitable modulus on the lines described by Bailey

(53), and found that value of M = 65521 is quite adequate for 16-bit modular arithmetic and it is the first prime below 2^{16} . Since NTTs are similar in structure to the DFT any algorithm which applies to the DFT can also be applied to the NTT.

4.2.1 Determination of the Constants for the WFTA

Implementation of the WFTA requires some constants to be precomputed and stored in the memory. These are the input/output shuffle vectors, transform coefficients etc. Consider that we want to implement a 15-point WFTA. The following calculations must be performed before the actual program coding.

- 1- Choice of modulus M = 65521, since it satisfies the condition N $\int O(M)$, where O(M) is the g.c.d of (p_i-1) . $O(65521) = 13 \times 5040$ and so this modulus will support any Winograd transform algorithm (5), (9).
- 2- Choice of transform length N = 15.
- 3- Determination of N^{-1} , $15^{-1} \equiv 61153 \mod 65521$.
- 4- Determination of element of order N,
- α^{15} ≡ 1 mod 65521, (7791)¹⁵ ≡ 1 mod 65521.
- 5- Determination of mutually prime factors $15 = 3 \times 5$, such that (3,5) = 1.
- 6- Determination of j (iota) such that j.j = -1 mod 65521, j = 41224 mod 65521, j is an element of order 4, such that $(41224)^4 \equiv 1 \mod 65521$.

7- Determination of 2^{-1} , $2^{-1} \equiv 32761 \mod 65521$

8- Determination of the input and output shuffle or reordering vectors. The input and output shuffle vectors are obtained using Chinese Remainder Theorem

(CRT), in the following manner.

Let N = $r_1 r_2$ such that $(r_1, r_2) = 1$ also let $q_1 = 0, 1, ..., r_1 - 1$, and $q_2 = 0, 1, ..., r_2 - 1$

The following equation allows mapping from a one dimensional

into a two dimensional array.

$$(r_2q_1 + r_1q_2) \mod N$$

Let

We get

$$(5q_1 + 3q_2) \mod 15$$
 (4.5)

Using equation (4.5) we obtain the following input shuffle vectors

12	9	6	3	0
2	14	11	8	5
7	4	1	13	10

Similarly the output reordering vectors are obtained, by using the following relationship and determining the values of x and y, such that: such that:

> $5x \equiv 1 \mod 3 \implies x \equiv 2$ $3y \equiv 1 \mod 5 \implies y \equiv 2 \qquad (4.6)$

Equation (4.5) is rewritten as

$$(5xq_1 + 3yq_2) \mod 15$$

substituting values of x and y, we get

 $(10q_1 + 6q_2) \mod 15$ (4.7)

where $q_1 = 0,1,2$ and $q_2 = 0,1,2,3,4$.

This relationship gives us the output reordering vectors as

0	6	12	3	9
10	1	7	13	4
5	11	2	8	14

9- Determination of the transform coefficients.

By definition

$$COSU = \frac{1}{2}(e^{jU} + e^{-jU})$$
 (4.8)

SINU =
$$1/j$$
. $\frac{1}{2}(e^{jU} - e^{-jU})$ (4.9)

where U = $2\pi/N$

Since division has no meaning in an NTT, the trignometric functions must be redefined in the number theoretic sense (53). Rewriting equations (4.8) and (4.9).

٠.

$$COSU = 2^{-1}(U + U^{-1})$$

SINU = 2^{-1}(-j)(U - U^{-1})

where U = α^{5} mod 65521, and j is an element of order 4, and (from step 4) α = 7791.

The multiplier coefficients for the 3-point WFTA and the 5-point WFTA are calculated separately.

(a) Coefficients for the 3-point WFTA
Let U =
$$\Omega^{5} \mod 65521$$

 $(7791)^{5} \equiv 48847 \mod 65521$
 $(48847)^{-1} \equiv 16673 \mod 65521$
 $m0 = 1$
 $m1 = COSU - 1 = 2^{-1} (U + U^{-1}) - 1$
 $= 32761.(48447 + 16673) - 1$

≡ 32760 mod 65521

m2 = SINU - 1 = 32761.41224.24297(48847 - 16673) $\equiv 16087 \mod 65521$

Similarly the 5-point transform coefficients are calculated in the following manner.

(b) Coefficients for the 5-point transform Let $U = \alpha^{3} \mod 65521$ $(7791)^{3} \equiv 30887 \mod 65521$ $(30887)^{-1} \equiv 28625 \mod 65521$ $COSU = 32761 \cdot (30887+30887^{-1}) \equiv 29756 \mod 65521$ $SINU = 32761 \cdot 24297(30887-30887^{-1}) \equiv 13367 \mod 65521$ $COS2U = COS^{2}U - SIN^{2}U \equiv 3004 \mod 65521$ SIN2U = 2. SINU. $COSU \equiv 49289 \mod 65521$ m0 = 1 $m1 = 2^{-1}$. $(COSU + COS2U) - 1 \equiv 16379 \mod 65521$ $m2 = 2^{-1}$. $(COSU - COS2U) = 13376 \mod 65521$ $m3 = j(SINU + SIN2U) \equiv 19136 \mod 65521$ $m4 = j(SIN2U) \equiv 18005 \mod 65521$ $m5 = j(SINU - SIN2U) \equiv 48647 \mod 65521$

The coefficients for the 3-point and 5-point transform are now multiplied (mod 65521) together, such that each of the 3-point coefficients is multiplied by each of the 5-point transform coefficients. This multiplication (mod 65521) is performed using a nested 'DO' loop, such that the 5-point transform coefficients are indexed by the inner loop and the 3-point transform coefficients are indexed by the outer loop. The values of the inverse transform coefficients are obtained in exactly the same manner (as for the forward transform), except that all the SINU are changed to -SINU and the transform coefficients thus obtained are then multiplied by $15^{-1} = 61153 \mod 65521$.

4.3 Architecture of the TMS9900 Microprocessor

Texas Instruments TMS9900 is a single chip 16-bit CPU capable of addressing 64K byte of memory (54), (55). The instruction set of the microprocessor provides full minicomputer capabilities (including I/O). There are sixteen general purpose 16-bit registers (R0 to R15). These registers can be defined any where in the RAM whose location is determined by contents of the workspace pointer. Register to register instructions are executed faster than memory to register or register to memory instructions. The three on chip registers are accessible to the programmer, these registers are:

- a) Workspace Pointer (WP): this register holds the address of the current workspace, which is the same as the address of RO.
- b) Program Counter (PC): 16-bit program counter holds the address of the current instruction.
- c) Status register (ST): this register represents the current machine state.

The workspace concept increases the programming flexibility and more than one program can reside in the memory and executed without affecting the other programs. The workspace pointer can also be changed during the program execution. This allows the

user to redefine a new set of 16 general purpose registers. The special purpose registers R13, R14 and R15 of the current workspace contains the contents of old WP, old PC and old ST respectively, and a return to old workspace reloads these values in the respective registers. This feature is useful when program environment is changed to a subroutine, since in a conventional CPU the entire machine state is saved on the stack, but in case of the TMS9900 only the workspace needs to be changed. A special purpose register R12 holds the base address of the Communications Register Unit (CRU). All the data read or written to the I/O ports must pass through the CRU.

This microprocessor also contains 16 x 16-bit hardware (unsigned) multiply and 32/16-bit (unsigned) divide, and unsigned compare. These features make it suitable for implementation of the NTT.

4.4 Implementation on the Microprocessor

A 15-point and a 60-point WFTA were implemented on the TMS9900 microprocessor in assembler language. As there was no software support available with the TMS9900 microprocessor, a mainframe computer was used for program assembly. A utility routine was written in assembler for the TMS9900 to load the object program directly from the mainframe computer into the memory of the microprocessor. This provided an efficient way of testing and debugging the software.

Appendix-B shows an assembler program source listing of the 15-point WFTA implemented on the TMS9900 microprocessor. A FORTRAN program listing of the 15-point WFTA is also included in the appendix-B.

A 60-point WFTA FORTRAN program is listed in (5). A 60-point WFTA was also implemented in the FORTH language, a source program is listed in appendix-C. FORTH is an interactive high level language for microprocessors (56), (57).

The 60-point WFTA has three factors 3, 4, 5, so this transform has a three dimensional structure. In general a transform length with r factors would have an r dimensional structure. The input and output shuffle vectors, forward and inverse transform coefficients are calculated in a similar manner as for the 15-point WFTA. A 120-point WFTA was also implemented in FORTRAN on a mainframe computer.

An A/D (analogue to digital) converter and a D/A (digital to analog) converter was interfaced with the TMS9900 microprocessor system to perform transforms of real time signals.

CHAPTER 5

External Hardware Modular Multiplier

5.1 Introduction

Microprocessors have found their way into many digital signal processing applications. Multiplication is one of the basic operation in digital signal processing. Hence the need for performing multiplication on the microprocessor efficiently is of vital importance. In many microprocessors no facility is provided for hardware multiply or divide. However, software routines can be written to perform the required multiplication or division operations.

Some of the later versions of microprocessors are provided with signed or unsigned hardware multiplier. For example Motorola's MC6809 microprocessor and Texas Instrument's TMS9900 microprocessor contains an 8 x 8-bit and 16 x 16-bit unsigned hardware multiplier respectively. A considerable amount of time is needed for multiplication even if the hardware multiplier is available. For example, for the MC6809 microprocessor, 173 clock cycles are required to produce a 32-bit unsigned product (clock speed 1-2 MHz), and for the TMS9900 microprocessor 88 clock cycles (clock speed 3 MHz) are needed. As we are interested in the product reduced modulo M, some more time has to be allowed for modularising the 32-bit result. The most obvious and straightforward way to modularise a 32-bit unsigned number is by However, for the MC6809 microprocessor this division division.

requires 1264 clock cycles. In total 1337 clock cycles are required to produce a 16-bit modular product. Typical program coding for 16 x 16-bit (unsigned) multiply and 32/16-bit divide routine for the MC6809 microprocessor is listed in appendix-A. An alternative approach can be adopted in which the hardware multiplier is used to produce a 16-bit modular product which requires then only 336 clock cycles (see appendix-A). In the case of the TMS9900 microprocessor 132 clock cycles are required to perform a 32/16-bit unsigned hardware divide, so the total number of clock cycles is 220. The number of clock cycles required depends upon the addressing mode of the instruction, since register to register instructions are executed much faster than the register to memory instructions.

The time required for modular multiplication can be reduced further by interfacing a high speed external modular multiplier to the system to increase the throughput of the system, thus increasing the range of digital signal processing applications.

Different algorithms may be adopted to implement external multiplication. Either serial or parallel methods may be employed. For a parallel multiplier the cost increases approximately linearly with the number of bits, whereas for a serial multiplier the execution time increases approximately linearly. Davies (28), have described some aspects of performing multiplication on the Z80 microprocessor, and interfacing an external hardware multiplier to it. Weed (29), have described theoretical clockless multiplication and division circuits using 4 x 4-bit multiplier chips. The product of larger numbers can be

obtained by employing more than one multiplier chip and adding the partial products in an appropriate way. In clockless (combinatorial) circuits the total multiplication time is the sum of the propagation delay on the chip, and the carry propagation delay of the adders. This propagation delay increases approximately linearly with the number of input bits. Parasuraman (18), have described a hardware multiplier interfaced to a microprocessor.

5.2 Design and Implementation of an External Hardware Modular Multiplier

Large Scale Integration (LSI) techniques now allow the integration of a complete 8 x 8-bit multiplier on a single chip. For example Advanced Micro Devices (44), and TRW (30), (39), (42), have produced single chip 8 x 8-bit (AM25S558) and 16 x 16-bit (MPY-16AJ) multiplier respectively. These multiplier chips have a typical 8 x 8-bit and 16 x 16-bit multiplication time of approximately 45 and 200 nanoseconds respectively. A single chip multiplier (8 x 12-bits) to produce the 13 most significant bits of the product with an internal propagation delay of about 2 nanoseconds have also been reported, additional delay due to external components adds up to 30 nanoseconds (32).

The interfacing of an external hardware multiplier with a microprocessor have been described by Davies and Fung (31). This interfacing can be achieved in two ways. Either it can behave as an I/O peripheral or it may be mapped into the memory space of the microprocessor.

An external hardware modular multiplier (mod 65521) was designed and constructed using wire wrapping techniques. It was interfaced with the TMS9900 microprocessor.

5.2.1 Interfacing Considerations

We shall use the term **modular multiplier** for the **external hardware modular multiplier** interfaced with the TMS9900 microprocessor. The two choices to interface the modular multiplier to the TMS9900 are as follows.

i) connect to the I/O port

ii) connect directly to the address and data bus

In the first choice the main disadvantage is that 262 clock cycles are required to communicate with the external modular multiplier through the I/O port. The strobe signals for the modular multiplier must also be generated at the output port. This process is slow since the TMS9900 communicates with the I/O ports through the Communications Register Unit (CRU) serially. The number of clock cycles thus required are more than when the hardware multiply and divide are used to produce the modular product. In the latter arrangement the modular multiplier behaves like an intelligent memory mapped peripheral, with three unique 16-bit addresses. The data is written to two of the addresses and read from the third.

5.2.2 Interfacing the Modular Multiplier with the TMS9900 Microprocessor

Figure (5.1) shows a block diagram of the complete (combinatorial) modular multiplier interfaced with the TMS9900 microprocessor. In figure (5.1) and (5.2) lines with arrowheads represent the data bus.

This modular multiplier combines two of the forementioned techniques, using parallel multiplier chips to produce a 32-bit unsigned product and ROM lookup tables whose outputs are combined by a modular adder. The 32-bit unsigned product is reduced modulo 65521 in the following manner. The high order 16-bits of the 32-bit unsigned product pre-multiplied by a fixed constant 2^{16} - 65521 (=15) are added to the low order 16-bits of the product using a modular adder. Direct storage of the pre-multiplied data would require a 64K x 16-bit ROM. However, if the output is determined by combining partial products derived from the 8 low order bits and the 8 high order bits of the high order 16-bit input, the storage requirement is reduced to two 256 x 16-bit ROMs.

Figure (5.2) shows the block diagram of the modular adder, which consists of three identical 16-bit binary full adders, with two inputs A1 and A2. The output of FA1 is checked by a carry and overflow detector (CD) circuit (figure 5.3). If a carry or an overflow is detected this circuit activates the gate G1 and a value of 2^{16} - 65521 (=15) is added to the output of FA1 in FA2. This may generate a carry or overflow activating gate G2 adding a further value of 15 in FA3. The output of FA3 is the final




Figure 5.1: Block diagram of the modular multiplier (mod 65521).

· .




Figure 5.2: Block diagram of the modular adder (mod 65521).

modular sum. A modular adder was designed and constructed for test purpose before implementing it with the modular multiplier.

The basis of this modular multiplier is four (8 x 8-bit) multiplier chips (AM25S558), which achieve a typical 8 x 8-bit multiplication in approximately 45 nanoseconds. These multiplier chips are combined with full adders (SN74LS83) to achieve a 16 x 16-bit to 32-bit multiplication in approximately 110 nanoseconds. Figure (5.4) shows a photograph of the modular multiplier, the four multiplier chips can be seen clearly.

Typical program coding and timings for the hardware multiply and divide operation is shown in figure (5.5), and coding for the use with the external hardware modular multiplier is shown in figure (5.6).

On the first and second move (MOV) instructions the two 16-bit data words are latched in L1 and L2 (SN74LS374) through a bidirectional bus driver T (SN74LS245). Address and control signals for these latches and driver are generated by appropriately decoding the addresses and gating it with the write enable (\overline{WE}) line from the TMS9900 microprocessor. The outputs of L1 and L2 are directed to the multiplier M. The 32-bit unsigned product is then split into three parts. The low order 16-bits are connected directly to one of the inputs of the first modular adder MA1. The high order 16-bits are further split into two The low order half 8-bits are directed to the 8-bit words. address bus of ROM1 and the other half 8-bits are directed to the address bus of ROM2. ROM1 and ROM2 are four 256 x 4-bit (AM27S21) PROMs, with a typical access time of 45 nanoseconds.




Figure 5.3: Carry and overflow detect circuit.




Figure 5.4: Photograph of the external hardware modular multiplier.

Clock cycles	Labels	Mnemonics	Operands
14 88		MOV MPY	@MPD,R2 @MPR,R2
132		DIV RT	@MOD,R2
234	MOD MPR MPD	DATA DATA DATA	65521
		DATA	••••

R3 contains the modular product.

Figure 5.5: Program coding for using hardware multiply and divide.

Clock cycles	Labels	Mnemonics	Operands
20 20 14	INPUT1 INPUT2 OUTPUT	EQU EQU EQU MOV MOV MOV RT	>3FF2 >3FF4 >3FF6 @MPR,@INPUT1 @MPD,@INPUT2 @OUTPUT,R3
54	MPR MPD	DATA DATA	•••••

R3 contains the modular product.

Figure 5.6: Program coding using external modular multiplier.

۱

(> Shows hexadecimal values, and @ shows symbolic names.)

Typical values stored in ROM1 and ROM2 are shown in tables (5.1) and (5.2). The output of ROM1 is connected to an input of the first modular adder MA1. MA1 combines the low order 16-bits of the 32-bit product with the partial product stored in ROM1 from the low order 8-bits of the high order 16-bits. MA2 then adds in the other partial product stored in ROM2. The output of MA2 is finally the 16-bit modular product of the two current 16-bit values in the input latches Ll and L2. The output of these latches, multiplier chips and the PROMs are permanently enabled, so after the second value is latched in L2 the 16-bit modular product is available in less than 500 nanoseconds at the output of MA2. This output can be read back into the microprocessor by activating the tristate buffer TB (SN74LS126) at the output of MA2.

The multiply instruction for the TMS9900 microprocessor works in the following manner. If the multiplicand is in register Rn and the multiplier is in register Rm. Then after the multiply instruction Rn:Rn+1 holds the product and Rm remains unchanged. For example, if register R2 contains \$FFFF, and R3 contains \$FFFF, then after the multiplication the register pair R3:R4 contains \$FFFE0001, where ':' shows concatenation of two registers to form a register pair to hold the 32-bit product.

The division operation also utilises a (consecutive) register pair to hold the quotient and the remainder. Initially the dividend is held in a register pair Rn:Rn+1. After the division the Rn holds the quotient and Rn+1 holds the remainder. For example, if R2 contains the divisor (\$0005) and R3:R4

. •			•	 ·
Table	5.1: Values	in ROM	1	

0	390	780	1170	1560	1950	2340	2730	3120	351
15	405	795	1185	1575	1965	2355	2745	3135	352
30	420	810	1200	1590	1980	2370	2760	3150	354
45	435	825	1215	1605	1995	2385	2775	3165	355
60	450	840	1230	1620	2010	2400	2790	3180	357
75	465	855	1245	1635	2025	2415	2805	3195	358
90	480	870	1260	1650	2040	2430	2820	3210	360
105	495	885	1275	1665	2055	2445	2835	3225	361
120	510	900	1290	1680	2070	2460	2850	3240	363
135	525	915	1305	1695	2085	2475	2865	3255	364
150	540	930	1320	1710	2100	2490	2880	3270	366
165	555	945	1335	1725	2115	2505	2895	3285	367
180	570	960	1350	1740	2130	2520	2910	3300	369
195	585	975	1365	1755	2145	2535	2925	3315	370
210	600	990	1380	1770	2160	2550	2940	3330	372
225	615	1005	1395	1785	2175	2565	2955	3345	373
240	630	1020	1410	1800	2190	2580	2970	3360	375
255	645	1035	1425	1815	2205	2595	2985	3375	376
270	660	1050	1440	1830	2220	2610	3000	3390	378
285	675	1065	1455	1845	2235	2625	3015	3405	379
300	690	1080	1470	1860	2250	2640	3030	3420	381
315	705	1095	1485	1875	2265	2655	3045	3435	382
330	720	1110	1500	1890	2280	2670	3060	3450	
345	735	1125	1515	1905	2295	2685	3075	3465	
360	750	1140	1530	1920	2310	2700	3090	3480	
375	765	1155	1545	1935	2325	2715	3105	3495	

Table 5.2: Values in ROM2

0	34319	3117	37436	6234	40553	9351	43670	12468	46787
3840	3 8 159	6957	41276	10074	44393	13 <u>1</u> 91	47510	16308	50627
7680	41999	10797	45116	13914	48233	17031	51350	20148	54467
11520	45839	14637	48956	17754	52073	20871	55190	23988	58307
15360	49679	18477	52796	21594	55913	24711	59030	27828	62147
19200	53519	22317	56636	25434	59753	28551	62870	31668	466
23040	57359	26157	60476	29274	63593	32391	1189	3550 8	4306
26880	61199	. 29997	64316	33114	1912	36231	5029	39348	8146
30720	65039	33837	2635	36954	5752	40071	8869	43188	11986
34560	3358	37677	6475	40794	9592	43911	12709	47028	15826
38400	7198	41517	10315	44634	13432	47751	16549	50868	19666
42240	11038	45357	14155	48474	17272	51591	20389	54708	23506
46080	14878	49197	17995	52314	21112	55431	24229	58548	27346
49920	18718	53037	21835	56154	24952	59271	28069	62388	31186
53760	22558	56877	25675	59994	28792	63111	31909	707	35026
57600	26398	60717	29515	63834	32632	1430	35749	4547	38866
61440	3023 8	64557	33355	2153	36472	5270	39589	8387	42706
65280	34078	2876	37195	5993	40312	9110	43429	12227	46546
3599	37918	6716	41035	9833	44152	12950	47269	16067	50386
7439	41758	10556	44875	13673	47992	16790	51109	19907	54226
11279	45598	14396	48715	17513	51832	20630	54949	23747	58066
15119	49438	18236	52555	21353	55672	24470	58789	27587	61906
18959	53278	22076	56395	25193	59512	28310	62629	31427	
22799	57118	25916	60235	29033	63352	32150	948	35267	
26639	60958	29756	64075	32873	1671	35990	4788	39107	
30479	64798	33596	2394	36713	5511	39830	8628	42947	
327/3	07700								

contains dividend (\$0000005B) then after the divide instruction R3 will contain (\$0012) and R4 will contain (\$0001).

The dividend must be in a register pair (right justified). Before performing the division the microprocessor checks if the divisor is greater than the most significant word of the dividend. If the divisor is greater then normal division takes place. However, if the divisor is smaller than the most significant word of the dividend then overflow bit in the status register is set and the division operation is aborted, and the dividend remains unchanged.

In figure (5.5) register pair (R2:R3) holds the 32-bit unsigned product resulting from a multiply (MPY) instruction. After a divide (DIV) instruction R2 holds the quotient and R3 holds the remainder.

Comparing the two values in figure (5.5) and figure (5.6) shows a saving of 180 clock cycles for a single modular multiplication. For a clock frequency of 3 MHz the total time saved for each modular multiplication is 60 microseconds.

5.3 Results

A 15-point and a 60-point WFTA transform were run on a TMS9900 microprocessor, requiring 18 and 72 multiplications respectively. The execution time for a 15-point WFTA is about 4 milliseconds and for a 60-point WFTA is about 32 milliseconds using the hardware multiply and divide instructions. When the external hardware modular multiplier is implemented, execution

time is reduced to about 3 milliseconds for a 15-point transform, and to about 28 milliseconds for a 60-point transform.

A 60-point WFTA implemented in FORTH requires about 739 milliseconds to execute. When the external hardware modular multiplier is used, a saving of 3 milliseconds is achieved.

An interesting point to note is that the modular multiplier generates the 16-bit modular product between the second and third move (MOV) instruction. If the modular multiplier had been slower, then a delay routine would be required between latching the second operand into the modular multiplier and reading the modular product from it.

The modular multiplier was tested extensively. A test routine for the TMS9900 microprocessor was written to check all the possible input combinations of the multiplier and the multiplicand. The modular product obtained from the modular multiplier were compared with modular product of the same two numbers calculated by the microprocessor itself.

Total cost of this external hardware modular multiplier is approximately $\cancel{2}$ 400 (1980), which is dominated by the cost of the four multiplier chips. Total power consumption is about 16 watts and 81 i.c. packages are used in all.

CHAPTER 6

Multi Processor and Parallel Processor Systems

6.1 Introduction

A Central Processing Unit (CPU) fetches instructions from its program memory sequentially under the program control (see figure 6.1). These instructions are then decoded and executed. Each instruction may differ in length depending upon the mode of instruction. These instructions are visualised as stream of instructions and operands as stream of data.

The data are manipulated in the CPU registers and the results are stored back in the memory. The arithmetic operations performed in the CPU registers are much quicker than the register to memory or memory to register operations. The onchip registers are also referred to as scratchpad registers. Some of the onchip registers are not accessible to the programmer and are entirely used by the CPU.

6.2 System Organisation

Suppose that a processor P is operating at full speed and capacity. Let M_I and M_D be the minimum number of instruction and data stream respectively. The computer systems can then be organised into four different ways according to the instruction and data stream.

6.2.1 Single Instruction Single Data (SISD) Machine


In this type of system $M_I = M_D = 1$. This arrangement is typical of a uni processor (with a single Arithmetic-Logic Unit (ALU), and a Control Unit) system. A single instruction I is fetched from the program memory sequentially under the ALU control, and is decoded by the ALU and then executed in m subinstructions s_1 , s_2 , ..., s_m (as shown in figure 6.2). The data are obtained from the data memory, and after the calculations the results are stored back into it. Each instruction represents one arithmetic operation on input data D entering the ALU to generate the output data D'.


6.2.2 Single Instruction Multiple Data (SIMD) Machine

In this case $M_I = 1$, and $M_D > 1$. Figure (6.3) shows a typical SIMD machine. There are m number of processors P. These processors are arranged in such a manner that the same instruction stream performs operations on m seperate input data streams D_1 , D_2 ,..., D_m . To generate the output data streams D'_1 , D'_2 ..., D'_m . This arrangement is typical of an array processor, with a single control unit with some arrangement to broadcast instructions to the desired processors.

6.2.3 Multiple Instruction Multiple Data (MIMD) Machine

In this type of system $M_I > 1$ and $M_D > 1$. Figure (6.4) shows a typical MIMD machine. Processors P are arranged such that each one is distinct and separate, and a separate








Figure 6.2: A Single Instruction Single Data (SISD) machine.




Figure 6.3: A Single Instruction Multiple Data (SIMD) machine.




Figure 6.4: A Multiple Instruction Multiple Data (MIMD) machine.

.

instruction stream is applied to each of the m processing units.

Let each of the processing units have separate input data streams D_1 , D_2 ,..., D_m to generate the output data streams D'_1 , D'_2 ,..., D'_m . This system executes several independent programs concurrently. It basically forms a multi processor system, such that each processor has a separate program memory.

6.2.4 Multiple Instruction Single Data (MISD) Machine

In this case $M_I > 1$ and $M_D = 1$. Figure (6.5) shows a typical MISD machine. The same data passes through different segments. The same set of data D is being operated upon by m instructions to generate the output D. This arrangement can also be called as an m-segment pipeline processor. A pipeline processor requires more hardware and complex circuitry, but has high speed operation. Each of the segments is separated by a buffer register to hold intermediate results.

6.3 Multi Processor Systems

Experience reveals that parallelism in hardware circuitry increases the throughput of the system. Increasing the level of parallelism increases the potential operating speed but also the hardware and the cost.

Consider a uni processor system with programmed I/O devices. A CPU performs I/O routines to transfer data to and from the I/O devices using polling. Polling is a scheme in which the CPU




Figure 6.5: A Multiple Instruction Single Data (MISD) machine.

periodically checks the I/O devices to see if any of the devices needs servicing. The system would tend to slow down when the CPU is interfaced to rather slow mechanical devices e.g. a card reader, or a line printer etc. An improvement on programmed I/O method of data transfer is to implement interrupts. In this case the CPU does not poll any of the devices, but when the peripheral or I/O device is ready to receive/transmit data it sends an interrupt signal to the CPU. The CPU branches to the appropriate interrupt service routine, and after performing I/O routines resumes normal operation. A further improvement would be to employ I/O Processors (IOPs) also called Peripheral Processing Units (PPUs). These reduce considerably the load on the main CPU. The IOPs share common memory with the main CPU. But the CPU still initiates and terminates all the data transfer operations. The main CPU behaves as a master and the IOPs as slaves.

The advantage of employing CPU and IOPs side by side is that both can execute their programs concurrently and independently of each other. This basically forms a type of multi processor system. Figure (6.6a) shows a single shared link between memory and I/O devices for local communications. The speed of the system may suffer if the I/O devices are very slow. However, figure (6.6b) shows another arrangement with dual bus, in this case I/O devices are controlled by an IOP (22).

In most practical systems it is required by the processors to communicate with each other. The multi processor systems can be classified as directly or indirectly coupled, which depends upon the method of data exchange.




Figure 6.6a: Local communication between CPU and memory and I/O connected through a shared bus.

CONTROL BUS




Figure 6.6b: Local communications with memory and several I/O through IOP using dual bus structure.

6.3.1 Directly Coupled Multi Processor Systems

A multi processor system is defined as a computer system with more than one CPU, sharing a common memory and I/O devices. The CPUs co-operate with each other at hardware and software level, and exchange data with each other through common memory when required (73). This is known as a directly or tightly coupled multi processor system.

Scales (77), have described two kinds of directly coupled multi microprocessor systems using Motorola's MC6809E microprocessor, namely global-only and local/global type. He has also discussed the basic hardware differences between the MC6809 and the MC6809E version of the microprocessor. The MC6809E version requires an external (TTL) clock, but the MC6809 has an onchip oscillator, which operates by an external crystal. The MC6809E version provides output signals suitable for a multi microprocessor environment.

In the global-only type, the microprocessors continuously use the same global bus, because all the microprocessors share the common (global) memory. The efficiency of the system is low. Each microprocessor is granted the bus by the bus arbiter at the begining of each cycle of the clock E. One of the microprocessors has higher priority than the rest of the microprocessors such that the system behaves as a master and slaves. The master acquires the global bus on powerup reset to initialise the system and peripherals, while the other microprocessors execute the SYNC instruction and wait for the interrupt after the reset has been activated. The priority of

the microprocessors is in round-robin manner. At any instant only one microprocessor uses the global bus and the clocks are stretched for other microprocessors. The maximum time for which the clock can be stretched is 10 microseconds without loss of data.

In the local/global system each of the microprocessor has its own local program and data memory connected to the microprocessor by the local data and address buses. In addition there is a global memory, data bus, address bus and global I/O devices. Each of the microprocessors is allocated a different task, for example one of them performs the I/O operations, the other runs the operating system, and the control microprocessor supervises the entire system.

A bus arbiter controls the flow of the data from the microprocessors to the global memory and global I/O devices. Each of the microprocessors is executing program from its own local program memory using its local bus. If any of the microprocessors wishes to access the global memory, it puts a request to the bus arbiter which makes sure that only one microprocessor is accessing the global bus at a time to prevent If two microprocessors simultaneously request bus contention. the bus arbiter to access the global memory, the bus is granted by the bus arbiter to the microprocessor which has higher priority, and sends the other microprocessors into a wait state with their clocks stretched until the first one has finished the data transfer into the global memory or the global I/O device. As long as the microprocessors are executing programs from their

own local program memories the speed and efficiency of the system is a maximum, but as soon as more than one microprocessor wishes to access the global memory or I/O device, the speed of the system suffers. The number of microprocessors which can be interconnected in this manner is limited (4 in this case).

Hoffner and Smith (68), have described a tightly coupled multi processor system. This system employs two MC6809 microprocessors. These two microprocessors are operated by opposite phases of a common clock. This prevents simultaneous access by the microprocessors to the common memory. The memory in this system should be twice as fast as the processor read cycle, to prevent contention. The processors are connected through a parallel interface buffer to a common memory. The advantage in this system is that in one cycle one of the processor is writing into the memory, while in the next (anti-phase) clock the other processor can read this particular byte. The major drawback in tightly coupled multi processor systems in general is the memory conflict. The method described above circumvents memory conflict problem (limited to 2 microprocessors only).

6.3.2 Indirectly Coupled Multi Processor Systems

Indirectly coupled multi processor systems in contrast do not share a common memory (73). The data exchange takes place through an other medium like magnetic tape, magnetic disk or I/O ports etc. Each of the CPUs has its own associated memory. In loosely or indirectly coupled multi processor systems the

processors work more autonomously as compared to tightly coupled systems.

Bellm and Sauer (64), have described three different methods for data exchange between two Intel 8080 microcomputers.

The first method involves parallel data transfer through Programmable Peripheral Interface (PPI) using I/O ports. Α further port is used for handshaking. These handshaking signals are also referred to as semaphores. Semaphores are memory locations under the software control which act as flags indicating the presence or absence of data. When one microcomputer transfers the data into its output port, it sets a 1-bit flag in the other output port. This port is being continuously monitored by the other microcomputer, when it is expecting data from the other microcomputer. When the signal on a particular bit changes, the destination microcomputer reads the output port of the source microcomputer. The destination microcomputer then acknowledges this by setting a bit in its own This port is being monitored by the source output port. microcomputer (after it has transferred data to its output port). The source microcomputer after receiving this acknowledgement sends the next data byte. The data transfer can be in either direction, i.e. each of the two microcomputers can at one instant behave as source, and in the next instance as destination. Α loop counter determines the number of data bytes to be transmitted and/or received.

6-8

.

The second method uses interrupts. When the data are available at the output port the source sends an interrupt to the destination. After executing the interrupt routine the two microcomputers can resume their normal operation independently. Data exchange still takes place through input and output ports. The destination microcomputer then reads the data, and sends an acknowledge signal back to the source.


The third method employs Direct Memory Access (DMA). The source microcomputer sends a request for DMA to the destination microcomputer. The destination microcomputer forces its address and data buses into high impedance state. The source can then access the address and data buses of the destination microcomputer to access its memory. Then the source microcomputer can write into this remote memory as if it were its own memory. A tristate buffer is required to isolate the common buses of the two microcomputers (67), (77). During the DMA the destination microcomputer is not executing any program. After the DMA is complete a signal transmitted to the destination microcomputer restarts it. This method of data transfer requires complex circuitry. Tanabe and Matsumoto (74) have described a dual bus microprocessor. This microprocessor is capable of behaving as a master or a slave depending upon a control signal. The dual bus architecture allows use of both the buses (local and global) simultaneously, for example on the internal bus the CPU is executing its program, while the external bus is being used for DMA. This prevents the microprocessor idling during DMA, thus increasing the throughput.

6.4.1 Time-shared Bus

A time-shared bus is sometimes also referred to as a shared bus (22), (71), (72). This is a single bus which is used by several processors to communicate with each other, or with some other processor or I/O device at different intervals of time. Α shared bus has more than one source and destination. The shared bus may be unidirectional or bidirectional. The data transfer rate is low but the cost is also low. The complexity of the hardware and control function increases with the increase in the number of processors on the bus. A major disadvantage is that only one processor can act as a source at a time, and the rest of the processors are effectively cutoff from the bus during this period see figure (6.7). A bus arbiter or a multiplexer controls the dynamic communication path between the two devices. Additional systems can be connected to the bus, without major alterations in the link, provided that the arbiter has the capacity to control all the devices. Such a system is called a modular system.

6.4.2 Dedicated Link

A dedicated link is the one in which there is only one source and one destination per link see figure (6.8). A dedicated link provides high speed communications at the expense of increased cost. These dedicated links can either be unidirectional or bidirectional. If an additional device is to be connected to the n-device system then n(n-1)/2 number of links are required. This kind of system is non-modular.








Figure 6.8: Several devices interconnected through dedicated link.

6.5 Parallel Processor Systems

The term parallel processing is used in a very general sense, which involves methods to improve computational speed by performing calculations simultaneously or in parallel.

Each of the CPUs has its own local memory (RAM and ROM). These local memories are not accessible to any other processor, not even to the master. The role of the master in this configuration is to control the data flow to and from the slaves. The master can also initiate the task. This type of system is useful in implementing algorithms with inherent parallelism (59), (61). Then a big task is broken down into subtasks and each processor is allocated a subtask (73). The processors communicate with each other through the I/O ports or dedicated buses. A master processor supervises the entire system. The master is capable of communicating with all the slaves. This kind of system is of dedicated type, and it is not very suitable for general applications. Another approach to such a system is that the master is capable of accessing the local memory of the slave(s). This makes the system programmable and more flexible, i.e. the master can transfer program(s) into the local memory of the slave(s) and request them to execute this program on a particular set of data (63). After completing the task the slave(s) informs the master and goes into an idle state and waits for the next task. This method is also useful when the raw data is to be preprocessed to be used at a later stage during the program execution by the master.

A parallel processor system basically forms an MIMD machine. All the processors are under the control of a central control unit. Increased parallelism makes the system special purpose or dedicated, while low order of parallelism makes the system less efficient. Parallelism in a particular problem is obtained by examining the size and type of the problem.

FFT type algorithms can be implemented on a parallel processor system provided that the data exchange among the processors are performed in an efficient manner (1).

Parallelism in an algorithm is defined as number of arithmetic operations that are independent and can therefore be performed in parallel i.e. concurrently. A system which can then utilise this parallelism in full would give a highly efficient system.

6.6 Array Processors

A processor is defined as a computer without a control unit (66). These processors can be arranged into arrays with a single control unit. These processors are then much easier to design using integrated circuit technology on a single chip. This would basically form an SIMD machine. The control unit, depending upon the instruction, can disable or enable a particular processor. If a separate control unit is provided for each processor then it would work more autonomously, but still working under the control of a central control unit.

Performance of an array processor is the (data) bandwidth or maximum throughput measured in terms of maximum number of results that can be generated per unit time. One measure often used for high performance machines is the number of floating point operations per second (flops). Sometimes a bigger unit, megaflops (million floating point operations per second), is also used.

Array processors are employed for implementation of algorithms which have inherent parallelism (62), (70). Each processor share the task of processing the data, the load on each processor should be kept at the same level. As the processors are physically located in close proximity to each other, parallel connection exists between them. Each processor can have its own program and data memory. The control unit can appropriately enable or disable the processors as required.

6.7 Processor - Memory Interconnection

Processor to memory interconnection is one of the essential factors to be considered while designing a multi processor system. The connection to the main memory with a number of processors can be achieved by multiplexing through a switching network (87).

Figure (6.9) shows a cross-bar switch matrix interconnecting processors P and memory or I/O modules M. The advantage of this arrangement is that the connection between several processors and memory modules can be achieved simultaneously, provided they are accessing different memory modules. In this case the efficiency





Figure 6.9: Processor-memory interconnection through a cross-bar switch.



S

Ρ

Figure 6.10: Several processors connected to a ring through switches.

would be a maximum. Some arrangement must be provided to prevent simultaneous access by two or more processors to a common memory. The cost of a large cross-bar switch may exceed the total cost of the rest of the system.

Arden and Berenbaum (65), have described a switch with four ports, of which one is the input port and the rest are output ports. The connections of the input port to any of the output port can be achieved by proper addressing. These three output ports can further be connected to similar switches which can extend the capability of the processor to access a bank of memories. But care should be taken not to connect more than one processor to the same memory module accessing a different address. This is referred to as memory interference and it is entirely under software control. Another kind of contention in a multi processor system which can arise is the access of the common system routines or tables. This kind of contention is called system contention. To overcome this problem the routines must be reentrant. A reentrant routine is the one which can be executed by several different processors simultaneously, data should be in different data memory for each processor.

Interleaved memories may also be implemented. In an interleaved memory structure even and odd addresses are located in different memories, such that they can be accessed one after the other in quick succession. This reduces the constraints due to the low access time of the memory. For instance the processor fetches the instruction (op code) from the even address, in the next cycle it will fetch operands from the odd address memory

module.

6.8 Computer Systems

The computer systems can be connected in several ways, few of them are described below.

6.8.1 Ring Structure

A ring or mesh network is shown in figure (6.10) (22). The ring structure is used for long distance communications or local area networks. The switches S1 to S6 behave as multiplexers, the processors P1 to P6 are interconnected through these switches. Each of the processor before transmitting the data sends the address of the destination processor to the link. Appropriate switch is selected and then the data is transmitted. Α particular switch then selects its local processor as the destination and routes the data to its local processor, otherwise forwards it to the next switch in sequence. This form of network A facility in the system to reconfigure itself in is modular. case of a switch failure makes the system more reliable.

6.8.2 Star Link

.

A star link shown in figure (6.11) consists of centralised controller C. Processors talk with each other through this central control switch. Failure of the control switch C would cripple the entire system.

C CENTRAL CONTROLLER







Figure 6.11: Several processors connected to a central control switch to form a star configuration.



P PROCESSOR

Figure 6.12: Fully connected multi processor network.

6.8.3 Fully Connected Link

A fully connected network is shown in figure (6.12). In a large computer network all the computers may be connected to each other through a dedicated or a time-shared bus. This allows the system to bypass a busy or a faulty processor. There is no central control, each processor is allowed to communicate with any other processor independently when required. This network will be costly to implement due to multiple connections. The fully connected network is highly non-modular.

CHAPTER 7

A Dedicated Parallel Microprocessor System

7.1 Introduction

A number of microprocessors are available now commercially (75), (76). Microprocessors are slow for many applications. However, additional hardware may be employed for better performance e.g. an array processor interfaced with a main frame computer may increase its performance many fold (62), (70). The software on the mainframe computer must be able to detect the degree of parallelism in an algorithm, and generate appropriate code for it.

Arden and Barenbaum (65), and Enslow (66), have suggested that employing several cheap processors in parallel can in certain cases outperform an expensive mainframe computer. With the availability of cheap microprocessors parallel processing technique to implement WFTA was investigated.

Figure (4.3) shows a flow diagram of the 15-point WFTA. Figure (7.1) shows another way of representing it, which illustrates the two dimensional structure in the algorithm. A transform of length N, which can be factorised into n mutually prime factors (N = $r_1 x r_2 x ... x r_n$) will have an n dimensional structure. For example in this case N = 15, the two mutually prime factors are 3 and 5. When the 15-point WFTA is implemented on a uni processor system, the 'DO' loop simulates a parallel processor system, calculating the values sequentially rather than




Figure 7.1: 15-Point Winograd Fourier Transform Algorithm (WFTA) showing a two dimensional structure

simultaneously. Coding of a 'DO' loop also hinders efficient program execution. In the case of the WFTA the program coding requires double indexing in the memory to acquire data for arithmetic operations which would load the microprocessor heavily. The consequence is that the microprocessor will spend more time in the indexing and data organisation than actually performing the arithmetic operations.

We are interested in designing a dedicated parallel microprocessor system to implement the 15-point WFTA. Implementation of the 15-point WFTA on a parallel microprocessor system would circumvent some of the problems arising in the uni processor implementation of the algorithm (59), (61). The amount of indexing to be performed by each of the microprocessors is reduced considerably, and fewer data are to be manipulated by individual microprocessors. This frees the microprocessors for more vital tasks. Zohar (60), has suggested the use of address processors to calculate the addresses of the data beforehand, which would effectively increase the systems efficiency.

Attention is now drawn to some essential factors which must be kept in mind for designing a parallel microprocessor system. These factors are, the transform length N, choice of a suitable microprocessor, inter microprocessor communication, systems organisation, cost and power requirements etc.

7.2 Choice of a Microprocessor

To investigate the possibility of parallel implementation of the 15-point WFTA requires the selection of a suitable microprocessor. This was done by writing benchmark programs to test the microprocessor's performance in this application. These benchmark programs (for modular arithmetic operations) were written for the following microprocessors, TMS9900, MC6809, Z80 (89), 8×300 (90), COP402 (91) and 6502 (92). Among these the TMS9900 is a 16-bit microprocessor, whereas the MC6809, Z80 and 6502 are 8-bit microprocessors. The 8X300 and COP402 are 8-bit and 4-bit micro-controllers respectively. The MC6800 microprocessor was not included in the above list, because the MC6809 is an enhanced version of the MC6800, and is much faster and more versatile than its predecessor. All these benchmark programs were run on the respective microprocessor systems to test their accuracy, except for the 8X300 and the COP402, which were not available at the time. Appendix-A contains source listings of these benchmark programs, listings for the two micro-controllers are excluded.

Results of these benchmark programs are shown in figures (7.2) to (7.4). Figure (7.5) shows the cost of these microprocessors (1981), which was one of the considerations to obtain a cost effective design (also see tables (3.1) to (3.3)). Comparison of these results show that the MC6809 microprocessor gave an optimum choice. Two of the important features of the MC6809 microprocessor which led to its selection were the availability of an unsigned hardware multiplier and the SYNC




Figure 7.2: Results of the benchmark programs for modular addition.




Figure 7.3: Results of subtraction.

the benchmark programs for modular




Figure 7.4: Results of the benchmark programs for modular multiplication.




Figure 7.5: Cost of the microprocessors (1981).

instruction. In spite of being an 8-bit microprocessor, its powerful addressing and indexing modes can provide an outstanding performance comparable to the 16-bit microprocessors. Among the rest, only the TMS9900 microprocessor contains an unsigned hardware multiplier.

7.3 Architecture of the MC6809 Microprocessor

The Motorola's MC6809 microprocessor is an 8-bit microprocessor, with 16-bit addressing, housed in a 40 pin d.i.l package. Figure (7.6) shows a block diagram of the CPU architecture (78), (79).

It consists of two general purpose 8-bit registers A and B, often called the accumulators. These registers are mostly used for arithmetic purposes. The repertoire of the microprocessor contains signed and unsigned 8-bit and 16-bit arithmetic operations. The accumulators A and B may be concatenated together to form a 16-bit accumulator D, thus allowing 16-bit arithmetic. An 8-bit Condition Code register (CC) provides information about the current machine status.

Two 16-bit index registers X and Y are used in the indexed mode of addressing. These registers are quite useful when sequential data access to and from the memory is required. However, an offset can be specified in the instruction, then the address in an index register behaves as a base address. The accumulators can also be used to hold this offset.








Figure 7.6: MC6809 CPU block diagram.

MPU STATE		
BA	BS	
0	0	NORMAL RUNNING
0	1	INTERRUPT ACK.
1	0	SYNC ACK.
1	1	HALT OR BUS GRANT

Table 7.1: MC6809 CPU state.

There are two 16-bit stack pointers called the hardware Stack pointer S, and the User stack pointer U. These stack pointers can be used with the same addressing modes as the index registers X and Y. These registers work as pushdown stack pointers, and are accessible to the programmer. When subroutines or interrupt routines are to be executed, the microprocessor automatically utilises the address in the stack pointer S for saving the entire machine state in the memory. The stack pointers U and S may be used as pointers for the pushdown stack thus supporting pull and push instructions. This pushdown stack allows to pass arguments to and from the main program to the subroutines, interrupt routines etc.

A 16-bit Program Counter (PC) allows access to 64K bytes of memory. The program counter contains the address of the next sequential or logical instruction to be executed. An 8-bit Direct Page (DP) register is available to enhance the direct The contents of this register serve as high addressing mode. order 8-bits (A8-A15) during the direct addressing. The DP register is cleared when the microprocessor is reset. This register allows 8-bit relative addressing within the page, whose base address is in the DP register. The direct addressing mode requires fewer program bytes and executes much faster than the absolute addressing mode.

The microprocessor also contains an onchip oscillator, which is accessed through two input pins. This oscillator may be operated by an external crystal of frequency 4f (where f is the bus frequency, typically f = 1 MHz). Alternately an external

(TTL) clock source of 4f may be used to operate the microprocessor. The latter arrangement is useful in systems where synchronous processing is required e.g. in multi processor or parallel processor systems. Two output clock signals E and Q (1 MHz), are used for external timings. Addresses are valid on the leading edge of Q, and data are latched on the falling edge of E.

A low level on the RESET input forces the microprocessor into a known state. A low level on the DMA/BREQ input forces the data and address buses into high impedance state, so as to permit a direct memory access. A low level input on the HALT line halts the microprocessor indefinitely after the end of current instruction without loss of data. A MRDY input allows the microprocessor to access slow memories, by stretching its clock signals. However, the clock signals may not be stretched beyond 10 microseconds without loss of data. A R/W line indicates a Read (high) or a Write (low) cycle. Two output signals BA (Bus Available) and BS (Bus Status) gives information about the current machine status as shown in table (7.1).

7.3.1 Hardware and Software Interrupts

Three levels of hardware interrupts are available, and are prioritised in the following order, NMI (Non Maskable Interrupt), FIRQ (Fast Interrupt ReQuest), and IRQ (Interrupt ReQuest).

The NMI is a negative edge triggered interrupt and cannot be disabled through software. When this interrupt occurs, the entire machine state is saved on the hardware stack. This

condition is indicated by setting the E flag in the condition code register. After a reset, the NMI will not be recognised until the first program load of the hardware stack pointer S.

Both the FIRQ and the IRQ are level triggered interrupts and are maskable, i.e. these interrupts can be disabled or enabled If the F or the I bit in the condition through the software. code register is set to logic 1, then the respective interrupt is Otherwise it is enabled. disabled. The FIRQ is the fast interrupt in the sense that, unlike NMI and IRQ it does not save the entire machine state, but saves only the condition code register and the program counter on the hardware stack. The F bit in the condition code register remains cleared. The IRQ interrupt works in a similar fashion as the NMI interrupt, except that it is maskable.

Three levels of software interrupts are also available, and are useful for debugging the system and for software development. Decoding of the low order 4-bits on the address bus determines which level of interrupt had occured.

7.3.2 Microprocessor Synchronisation

In a parallel processor system a single out of step processor can produce chaotic results. Synchronisation can be achieved by handshaking at hardware or software level. The handshaking allows data exchange between two or more processors without loss of information.

The MC6809 microprocessor is provided with a SYNC instruction which may be used to synchronise the microprocessor to an external event. When the microprocessor executes the SYNC instruction, it stops processing the instructions and waits for an external interrupt. Two output pins BA = 1 indicate the SYNC acknowledge, where '.' represents a logical AND operation (see table 7.1). If the pending interrupt is a nonmaskable (NMI) or a maskable interrupt (FIRQ or IRQ) with its mask bits (F or I) clear, then after receiving the external interrupt the microprocessor will clear the sync state and will execute the appropriate interrupt routine. However, if the pending interrupt is maskable and it is disabled, then the microprocessor will simply clear the sync state and resume normal operation. This instruction is ideally suited for the situations where the expected input data are occuring randomly, and the microprocessor cannot process further data without it. This data can be from another microprocessor or from some other source.

The use of SYNC instruction is equivalent to a wait loop. An advantage of using the SYNC instruction is that it is faster than the wait loop, since the microprocessor will proceed further as soon as it receives an interrupt. However, in the case of a wait loop a small delay may be introduced before the processor can proceed further.


7.4 Inter Microprocessor Communication


In a multi processor or a parallel processor system it may or may not be a requirement for the processors to communicate

with each other at all. However, if a processor requires data from another processor during the task execution, then some form of inter processor communication is required. The method of data exchange will depend upon whether the system is loosely or tightly coupled.

To investigate a principle for inter microprocessor communication a simple example is presented. Consider a system with two general purpose processors P1 and P2 (see figure 7.7). Each of the processor has its own local program memory, and some arrangement for decoding the address and generating the appropriate read/write signals. Consider two latches L1 and L2 with tristate outputs, these latches are connected to the processors such that, Pl can only write into Ll and P2 can only write into L2. Furthermore, Pl can only read the contents of L2 and P2 can only read the contents of L1. In other words L1 is a write only and L2 is a read only latch for P1, and L2 is a write only and L1 is a read only latch for P2. This arrangement forms a loosely coupled multi processor system, and the associated latches may be visualised as I/O ports. These latches are connected through dedicated parallel data buses, with two associated control signals. These two control signals are the output enable (OE) and the clock (CLK) signals.

The two processors exchange data with each other through the communication latches in the following manner. When required, P1 writes data into L1 and P2 writes into L2. The processors are then synchronised with each other at this instant, and then the processors read their respective read only latches (88).





7.5 Dual Microprocessor System

Figure (7.8) shows a block diagram of a practical circuit based on the idea discussed in the previous section. This system contains two MC6809 microprocessors Pl and P2. A TMS9900 microprocessor system serves as a host or master to control the two slaves Pl and P2. Each of the microprocessors has its own local program memory and no other microprocessor can access it. A common single phase clock is used to operate the two slaves, which is separate from the master's clock. The microprocessors are located physically very close to each other, and the interface between the master and slaves is through dedicated 16-bit latches with tristate outputs. The master's side consists of a 16-bit data bus, while the slave's side consists of an 8-bit data bus.

In addition to the communication latches L1 and L2, each of the two slave microprocessors have associated with them two additional latches, namely IN1, OUT1 and IN2, OUT2 respectively. IN1 and IN2 serve as the input buffer memory i.e. data to be transferred to the slaves by the master are held in these latches. Results calculated by the slaves are stored in the OUT1 and OUT2 latches, which are to be read by the master. The working of these latches are similar to L1 and L2 as described before, except that these latches are used to exchange data with the master.

The HALT and the RESET inputs of the slave microprocessors are connected to the output port of the master. The logic levels on this port can be changed individually through the software.




Figure 7.8: TMS9900 microprocessor controlling the two slaves (MC6809).

Initially the master resets and then halts the slaves, until it has transferred data into the input latches of the slaves.

Another important feature in this system is the synchronisation between the two slaves. This is achieved by using the SYNC instruction and the FIRQ interrupt input, with the F bit in the CC register set to logic 1. When the HALT input goes high the slaves read the input latches and transfer these data values into their appropriate communication latches, and then execute the SYNC instruction. The sync acknowledge signal from the two processors are ANDed (G3) together and inverted to generate interrupt to themselves. This condition indicates that valid data are available in the latches L1 and L2. After receiving the interrupt the slaves read their appropriate read only latches, and perform the desired operation. One of the slaves was chosen to perform modular addition and the other modular subtraction.

Some form of protocol is also necessary between the master and the slave microprocessors to facilitate synchronisation and communication. For this purpose an 8-bit status (STATUS) latch is also associated with each of the slaves S1 and S2, only the least significant bit is used. The output of the status latch determines the system status. For example a logic 0 at the output of the status latch indicates that the slave is busy executing its program. While a logic 1 indicates termination of the task (see figure 7.8), the slaves execute the SYNC instruction after setting status to logic 1. The output of the two status latches are permanently enabled and are ANDed (G1)

together to generate the system status signal. Another 1-bit signal which is being ANDed in G1 is obtained from the output port of the TMS9900 microprocessor. This bit is called the status control bit (SCB). When this bit is low the status latch output has no effect on G3, as G1 is disabled. When the master desires to read the output latches, it sets the status control bit to logic 1, and continuously monitors for the output of G1 to go high. When the system status signal goes high, the master reads the output latches. The slaves execute the SYNC instruction after outputting the data, hence the slaves will remain in that state until the status control bit goes low again. This is done by the master after transferring new values into the input latches, which forces the output of G3 low, thus generating an interrupt to the slaves, the slaves repeat the same cycle again, by first clearing the status latch.

This loosely coupled multi processor system was designed just to test its performance and the principle of slave-slave and master-slave communication. Additional software on the master checks that the results calculated by the slaves are correct.

7.5.1 Merits and Demerits

In general two microprocessors cannot communicate with each other in real time, without one of them waiting for the other to send data. But if some intermediate buffer memory is used, then the source microprocessor can transfer the data into this buffer memory, and the destination microprocessor can read this data at leisure. If we are dealing with a single or a double byte

buffer, then care must be taken that the source does not overwrite this data before the destination microprocessor had a chance to read it (64), (68). Another situation might also arise, in which the destination microprocessor keeps reading the same data without realising that the data have not been updated since it was last read. These conditions can be circumvented by using a single bit flag which indicates whether the data had been read or updated in the buffer or not.

Previously we have seen that the latch was used as a communicating medium between the two microprocessors. The input of the latch is connected directly to the data bus of the source The output of these (tristate) latches can be microprocessor. connected directly to the data bus of the destination microprocessor. The control signal i.e. the clock (CLK) and the output enable (OE) may be appropriately generated. This means that each side of the latch consists of ten lines in all, i.e. an 8-bit data bus and two control signals for either the output enable or the clock signal (since 16-bit data is being transmitted through a unidirectional dedicated data bus). We are investigating a method for inter microprocessor communication to be used for the implementation of the 15-point WFTA. We will see later that in the parallel microprocessor system (for the parallel implementation of the WFTA) only one 16-bit value is exchanged between two microprocessors at any instant on a The use of latches thus reduce the circuit particular bus. complexity considerably, but at the expense of increased chip count, cost and power consumption.

Alternately a common memory (RAM) can be employed for inter microprocessor communication. Although it provides more storage and may be cheaper, it also increases the circuit complexity considerably. The major problem in a shared memory system is to prevent memory conflict or memory contention. An attempt by two or more microprocessors to access common memory is called memory The shared and the local address and data buses have contention. to be multiplexed (67). The throughput is reduced considerably when all the processors wish to access the common memory simultaneously. Hoffner and Smith (68), have suggested a method of preventing memory contention in a system with two MC6809 microprocessors by operating them opposite phases of a common clock. The number of microprocessors connected in this manner is limited to two.

7.6 Design and Implementation of the Dedicated Parallel Microprocessor System

The dual microprocessor system worked quite satisfactorily. The method adopted for inter microprocessor communication through latches seemed quite suitable for the parallel microprocessor system to implement a 15-point WFTA. Each of these latches would be connected through dedicated unidirectional 8-bit data buses. All the data exchange among the microprocessors can then take place simultaneously, hence the system should provide a very high efficiency and throughput.


Close examination of figure (4.3) reveals that the implementation of the 15-point WFTA algorithm consists of following steps.


- 1. Input shuffle or reordering
- 2. Five 3-point preweave or premultiply adds
- 3. Three 5-point preweave or premultiply adds
- Eighteen modular multiplications with precalculated coefficients
- 5. Three 5-point postweave or postmultiply adds
- 6. Five 3-point postweave or postmultiply adds
- 7. Output shuffle or reordering.

It may be noted here that the 5-point WFTA requires six modular multiplications which requires extra storage. Hence the total number of modular multiplications in the 15-point WFTA is eighteen. Since modular multiplication is the most time consuming operation, the parallel microprocessor system was designed such that all the microprocessors share the load equally during the modular multiplication. This requires 18 microprocessors in the complete system.

7.6.1 System Architecture

Figure (7.9) shows a block diagram of the dedicated parallel microprocessor system. The microprocessors are interconnected to form a two dimensional array with three rows and six columns. The five 3-point transforms are performed along the columns. The microprocessors numbered 16, 17, and 18 do not take an active





part at this stage hence no connection exists between them along the column. For the three 5-point transforms the microprocessors are active along the rows. Comparison shows that each '.' (column wise) in figure (4.3) corresponds to a box which is a microprocessor with associated hardware in figure (7.9). Each of the connecting lines along the rows and columns consists of two 8-bit dedicated data buses with two associated control signals, to facilitate bidirectional communication between the two microprocessors. All the microprocessors in the system are driven from a common single phase clock source of 4 MHz. Each of the slave microprocessors generate their own local timing signals.

The microprocessors in the system are partially connected, i.e. there are no redundant connections. This system basically forms a loosely coupled dedicated MIMD machine. The prototype system was assembled on seven standard plugin 6U eurocards, using wire wrapping techniques. The dotted line in the figure (7.9) shows how these microprocessors are distributed among the six boards labelled A to F. The seventh board in the system consists a control or a master microprocessor, with associated circuitry.

7.6.2 Design of the Control Microprocessor

The slave microprocessors are not capable of communicating directly with the outside world i.e. with a VDU or any other real time device. Hence an extra dedicated microprocessor is employed to serve as a host or a master microprocessor (not shown in figure 7.9). This brings the total number of microprocessors in the system to nineteen. The control microprocessor not only

serves as a controller for the slaves, but also provides an interface to the outside world. The control microprocessor has an RS-232 serial interface with the VDU to provide access to the system. Figure (7.10) shows a circuit arrangement for the serial interface using Motorola's MC6850 ACIA (Asynchronous Communications Interface Adapter). A baud rate generator Motorola MC14411 is used to generate the receive/transmit rate clock for the ACIA (82), (83), (84), (85).

The parallel microprocessor system appears to the master as a black box, the only part accessible to the master are the input and the output latches associated with the slaves. This black box appears as an intelligent peripheral to the control microprocessor. The master microprocessor transfers data to the input latches and reads the transformed values from the output latches. For demonstration purposes the master then reads the output latches and stores these values into its memory and displays on the VDU, or oscilloscope via a D/A converter. The master microprocessor does not interfere in the data exchange among the slaves, and in fact it is unaware of that. All the I/O data has to pass through the master. For large N, this may become a limiting factor, and may degrade the system's performance. For example 178 microseconds are required to transfer fifteen 16-bit data to or from the slave microprocessors. Alternative arrangement can be made to transfer the data directly into/from the input and output latches, which would increase the throughput.






Figure (7.11) shows circuitry associated with the control microprocessor. The control microprocessor has it own program memory of $2K \times 8$ -bits (2716), and $1K \times 8$ -bit (2 x 2114) of local RAM. A number of address decoders (SN74LS154) are required to access all the input and output latches. A bidirectional bus transceiver (SN74LS245) is used to drive all these latches which reduces loading on the data bus of the microprocessor. However, the local RAM and ROM are connected directly to the data bus of the microprocessor.

An 8-bit write only control latch (CONTRL) is associated with the master (see figure 7.12). The output of the control latch is permanently enabled and the low order 5-bits are used for control purposes. A location STATUS in the RAM keeps a record of the contents of the control latch. These control signals are as allocated as follows.

Bit 0 : master RESET for the slavesBit 1 : HALT for the slavesBit 2 : RESET for the baud rate generator

Bit 3 : status control bit (SCB)

Bit 4 : chip enable for the A/D converter

Bit 5 : signal to slaves to perform forward or inverse transform

These bits can be individually set to a logic 1 or reset to logic 0 through software using logical bit instructions. The status control bit (SCB) is used to detect the condition of the complete cycle of the transform (see figures 7.12, 7.13). When the master desires to read the output latches, it sets the status






Figure 7.11: Complete parallel microprocessor system showing the master and the slaves.

the master and t





.




Figure 7.13: Arrangement for generating STATUS signal from each slave board.

control bit (SCB) to a logic 1 and executes the SYNC instruction and waits for the slaves to complete the transform. When the slave microprocessors finish the transform cycle, they set their respective status latches to a logic 1, and execute the SYNC instruction. At this time the output of the gate Gl goes low disabling G2, simultaneously generating an interrupt signal to the master through G3. The master then resumes normal operation and reads the output latches. However, as long as the status control bit remains high, it prevents the interrupt signal from After reading the output latches the master reaching the slaves. clears the status control bit. This forces the output of Gl high, enabling G2 and consequently generating an interrupt to the slave microprocessors. The slaves then start the next cycle of the transform.

7.6.3 Software of the Control Microprocessor

To facilitate the development of the software, the control microprocessor provides an interactive interface with the parallel microprocessor system (see figure 7.11). This allows manual insertion of data into the parallel microprocessor system.

When the power is switched on, the powerup circuitry resets the master microprocessor. The master then resets the baud rate generator and the slaves, and halts the slaves. It then resets and initialises the ACIA for the data receive/transmit data format and the baud rate. The halt state of the slaves is then cleared. Source listing of the monitor program is included in appendix-D.

For test purposes a 15-point WFTA verify routine is stored in a separate ROM (see appendix-D). The control microprocessor executes the 15-point WFTA on the same input data as the slaves, and verifies the transformed values obtained from the slave microprocessors. The control microprocessor displays an error message on the VDU, if the two results do not tally, and prints these values. A 15-point WFTA was also implemented in FORTRAN on a main frame computer to verify these results.

7.6.4 Design of a Typical Slave Microprocessor

A typical circuit arrangement for the slave microprocessor interfaced with local program memory 2K x 8-bits (2716), local RAM 1K x 8-bits (2 x 2114) is shown in figure (7.14). However, microprocessors numbered 16, 17 and 18 have a slight variation in their circuit arrangement which is shown in figure (7.15). Each of the six eurocards contains three such circuits. Each of the slave microprocessors has associated with it input (INPUT), output (OUTPUT), and status (STATUS) latches, except for the slaves numbered 16, 17, and 18. In addition a number of communication latches are also associated with each of them. The number of latches for a particular microprocessor depends upon how many microprocessors it is communicating with. All these latches are 16-bit (2 x SN74LS374) latches, with tristate outputs, except the status latch which is an 8-bit latch. The clock and the output enable signals are generated using a 4-line to 16-line decoder (SN74LS154), and gating it appropriately with E and R/W. All the latches are driven by the bidirectional bus




Figure 7.14: Typical slave microprocessor (1 to 15) with associated hardware.





Figure 7.15: Typical slave microprocessor (16 to 18) with associated hardware.

transceiver (SN74LS245), and the direction of data flow is controlled by the R/W line.

The operation of slaves numbered 1 to 15 is as follows. After receiving the reset signal from the master, the slaves set their respective status latches to 1, and execute the SYNC instruction. If the status control bit is high, the slaves then wait until it goes low. After transferring the results to their respective output latches the slaves set the status latch to a logic l again. Thus allowing the master to read the output latches. If at this instant the status control bit remains low, the slaves start the next transform cycle assuming that the data have been updated in the input latches. The microprocessors numbered 16, 17 and 18 receive data from other microprocessors just before the multiplication cycle. They behave as external modular multipliers, who for the most of the time are idling (executing a series of SYNC instructions). After performing the modular multiplications, these microprocessors return the results to the appropriate microprocessors through communication latches. These microprocessors then continue to execute another series of SYNC instructions until the next multiplication cycle. Figure (7.16) shows a flowchart for the master and slave microprocessors, which also shows how the software of the master and the slaves interact. Figure (7.17) shows a timing diagram.

7.6.5 Software of the Slave Microprocessors

All the slave microprocessors are executing programs concurrently although the software of each of the slaves is



• 14

Figure 7.16: Flow diagram for the master-slave interaction.

**** ** *




Figure 7.17: Timing diagram for the master-slave interaction.

different from any other. The source listings are given in appendix-D. The symbol Rn means that this particular address is of a read only latch and it is receiving data from the microprocessor numbered n, where n can have any value between 1 to 18. For example, in the listing for microprocessor number 1, R6 means that the microprocessor numbered 1 is receiving data from microprocessor numbered 6 whose address is \$0412. Similarly, Tn indicates an address of a write only latch, where n can have any value between 1 to 18. For example, in the source listing of microprocessor number 1, T6 means that the microprocessor numbered 1 is transmitting data to microprocessor numbered 6 whose address is \$0403.

All the modular arithmetic operations are coded directly in the main program. No subroutines are being used, as this would slow down the microprocessor considerably. For example for the MC6809 microprocessor a JSR (jump to subroutine) instruction requires 7 to 8 clock cycles, and an RTS (return from subroutine) requires 5 clock cycles. This means that 12 to 13 clock cycles are required for each subroutine call. Results in table (7.3) show that the time for a single subroutine call is considerable as compared to the total transform time. Table (7.2) shows number of modular arithmetic operations for the 15-point WFTA on a single and the parallel microprocessor system.

The slaves are executing their programs in an endless loop. The master must ensure that the output latches are read before they are over written by the slaves.

No. of	pre-weave modular additions	39
No. of	modular multiplications	18
No. of	post-weave modular additions	39
No. of	post-weave modular additions	39

Table 7.2a: Shows number of operations for the 15-point implementation on a uni processor.

Proc. No.		a exchange Transmit	No. of additions
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18	2 6 5 5 4 4 4 8 7 6 6 3 7 6 6 5 2 2 2 2	2 6 5 5 4 4 4 8 7 6 5 5 6 5 5 2 2 2 2	2 6 5 5 4 4 4 4 8 7 6 6 5 5 5 1 1 1

Table 7.2b: Shows number of operations per microprocessor for 15-point WFTA on the parallel microprocessor system. (Each microprocessor is performing one modular multiplication.)

7.6.6 Synchronisation of the hardware and the Software

Synchronisation among the slave microprocessors is one of the most crucial factors in this system. Recall that the slaves are executing programs from their own local program memories. The essential requirement is that they should do so in a predetermined and in a synchronised manner. Each of the slave microprocessors after performing a modular arithmetic operation, stores the result in an appropriate communication latch and executes the SYNC instruction. The sync acknowledge from all the slaves are ANDed (G2) together as shown in figures (7.12) and (7.18). This signal is inverted and fed into the FIRQ interrupt input of all the slave microprocessors. The result is that the slaves cannot proceed further until they have all executed the SYNC instruction. After receiving the interrupt the slaves read their appropriate read only latches and start processing the data further (see figure (7.17)). The advantage in this arrangement is that all the microprocessors always find valid data in the communication latches.

This synchronisation could also be achieved by coding dummy instructions such as a NOP (no operation) in the main program. The purpose of these dummy instructions would be to waste microprocessor time so that each of the modular arithmetic operation is executed in equal number of clock cycles. For example, 14, 18 or 22 clock cycles are required for a modular add if the sum > 65535, 65521 > sum > 65535, or sum < 65521 respectively.




Figure 7.18: Arrangement for generating the SYNC signal from each slave board.

The former method for synchronisation was chosen for the system, because the use of the SYNC instruction optimises the program execution time for each transform cycle. However, in the latter case the dummy instructions are executed when carries are generated, so the time for the transform execution time is fixed (equivalent to worst case).

7.7 Transforms of Real Time Signals

A 12-bit successive approximation analogue to digital (A/D) converter (RS754) interfaced with the control microprocessor allows transforms of real time signals (see figure (7.19)). The conversion time is between 15 to 35 microseconds depending upon whether the 8-bit or 12-bit mode is being used. A sample and hold (S/H) circuit (LF398) is used to hold the input to the A/D converter steady while the conversion is being carried out.

A latch is connected to the output of the converter, such that when the conversion is complete the data are automatically latched into it. A read on this latch by the microprocessor, also sends a start convert signal to the A/D converter, and to the S/H circuit to hold the sample. The control microprocessor then executes the SYNC instruction. When the conversion is complete, the status bit from the A/D is used (as clock signal for the latch) to latch the data and simultaneously send an interrupt signal to the control microprocessor. The advantage is that the status bit (of the A/D converter) need not be monitored. The control microprocessor reads this latch, this again sends the start convert signal to the A/D converter, which then starts






Figure 7.19: Analogue-to-Digital (A/D) interface with the master microprocessor.





converting the next sample. The use of the latch simplifies the circuitry and also increases the throughput. While the A/D is converting the next sample, the microprocessor is busy storing the previous data into the memory. In this manner full advantage of the conversion time is being utilised. A sampling rate of 28KHz is obtained, figure (7.20) shows timing diagram for the A/D conversion.

Figure (7.21) shows an arrangement for a digital to analogue (D/A) converter (DAC1220) interface. Actually there are two D/A converters interfaced with the control microprocessor. One for displaying the input and the other for displaying the transformed values on the oscilloscope. These are 12-bit multiplying D/A converters, with a typical conversion time of 1.5 microseconds.

Figures (7.22) and (7.23) show photograph of the master board and the slave board (with three microprocessors) respectively. Figure (7.24) shows a photograph of the parallel microprocessor system.

A 15-point convolution was also implemented on the parallel microprocessor system. Figure (7.25a) shows a pulse to be convolved with itself. Figure (7.25b) shows the NTT of the pulse. Figures (7.25c) and (7.25d) show the product of the two NTTs and the convolution respectively. However, if the amplitude is large then the effect of modular arithmetic can be seen in figures (7.26a-7.26d), which shows the folding of amplitude.



1




Figure 7.21: Digital-to-Analogue (D/A) interface with the master microprocessor.




Figure 7.22: Photograph of the master microprocessor with associated hardware.





Figure 7.23: Photograph of the slave microprocessor showing three slaves on the board with associated hardware.




Figure 7.24: Photograph of the complete parallel microprocessor system.





- (a) Shows a pulse to be convolved with itself.
 (b) Shows the NTT of the pulse.
 (c) Shows product of the two NTTs.
 (d) Shows convolution of the two pulses.





- (a) Shows a pulse of a larger amplitude to be convolved with itself.
- (b) Shows NTT of the pulse.(c) Shows product of the two NTTs.
- (d) Shows convolution of the two pulses, folding of the amplitude occurs due to the use of modular arithmetic.

7.8 Results

The program timings show that a 15-point WFTA run on a single MC6809 microprocessor requires approximately 10 milliseconds to execute. However, when the parallel dedicated microprocessor system is employed, the transform execution time is reduced to 675 microseconds.

Table (7.3) shows comparison of the 15-point WFTA execution times. The program written in FORTRAN was not optimised for time, but it gives a rough estimate for comparison.

System	Assembler	FORTRAN
MC6809 Parallel Structure	10 msec 675 usec	
TM\$9900	4 msec	
IBM 370/168	365 usec	2 msec
IBM 370/4341	l msec	5 msec

Table 7.3: Comparison of timings for the 15-point WFTA

The total power consumption of the system is about 65 watts, and the total cost of the system is in the range of $\overleftarrow{\mathcal{E}}$ 1500 (1981).

CHAPTER 8

Conclusion

The object of this work was to investigate and implement WFTA on microprocessors and to design hardware to improve the execution time. Special purpose hardware was also designed and constructed to exploit parallelism in the WFTA.

An external hardware modular multiplier (mod 65521) was designed, constructed and interfaced with the TMS9900 microprocessor. Since a number of modular additions and subtractions are also performed it may be beneficial to employ an external hardware modular adder (mod 65521). If an external hardware modular adder is used then only three move instructions are required for external modular add. This will save a compare, an add, and two branch instructions. There is no benefit in designing hardware for modular subtraction.

A parallel microprocessor system was designed and constructed for the implementation of the 15-point WFTA. Benchmark programs were written for several microprocessors to select a suitable microprocessor for the parallel structure. Motorola's MC6809 gave an optimum choice, since it contains an (8 x 8-bit) unsigned hardware multiplier and a SYNC instruction (the SYNC instruction is used to synchronise the microprocessor to an external event). This parallel microprocessor is a very highly dedicated MIMD machine. A host processor is used to control the

parallel structure. The use of the host processor was necessary in the development stages since it provides an interface with the parallel microprocessor system. A serious difficulty is the development of the software for the parallel microprocessor system which requires large amount of effort, since proper synchronisation between all the microprocessors must be maintained at all times.

The parallel microprocessor system being very dedicated executes the 15-point WFTA in times comparable with the IBM mainframe computers. Table (7.3) shows the program execution times on the parallel microprocessor system, MC6809 and two IBM mainframes (model 370/168 and 370/4341). All these programs were written in assembler language. This agrees with the argument given by Arden and Berenbaum (65), and Enslow (66), about achieving higher performance from several cheap processors rather than an expensive one.

This pragmatic approach to parallel processing, i.e. to implement one microprocessor per point may not seem to be a cost effective design approach for a bigger size transform. However, bigger size transforms can be implemented on the parallel microprocessor system by combining the power of each of the slave microprocessors with the power of the parallel structure. The length of this transform should be an integer multiple N of L, where N is one of the short length WFTAs, and L is the transform length implemented on the parallel structure. This may be done by allowing each of the slave microprocessors to accept N values from the master, and perform an N point preweave. Then the

parallel microprocessor system is used to perform N (L length) transforms. Finally each of the microprocessor performs the N point postweave.

The parallel structure employs microprocessors with 1 MHz clock, a 2 MHz version of the MC6809 is also available but at much higher price. If the 2 MHz version is used then faster memories have to be employed which means further increase in the total cost of the system. However, this would double the program execution speed.

Alternately, if an external modular multiplier is interfaced to each of the slave microprocessors (as described in chapter 5), this would also almost double the program execution speed. However, the cost of a modular multiplier is considerable, and this may not be practical due to cost.

The parallel microprocessor system is not 15 times faster than a single microprocessor, this is due to the over heads involved. Estimated time for 60-point WFTA on MC6809 microprocessor is about 50 milliseconds, of which 712 microseconds are required for input/output shuffle. On the parallel microprocessor system the execution time is about 3.5 milliseconds.

Modular arithmetic routines for the following microprocessors

.

- i) TMS9900
- ii) MC6809
- iii) Z80
- iv) 6502

32/16-bit division routine for the MC6809 microprocessor

.

**					. •	
	*****	****	****	*****	k de state state de state sta	
		ARITHMETIC PROGRA			*	
		*************			te sie sie sie sie sie sie sie sie sie si	
والمرابع والمرابع		DN XREF,SYMT			*******	
•						
	AURG	>4000				к
*			* *****		********	3
•	•	*****		MOV	DMPR,R1	
)		ADDITION *		MOV		
x xxxxx	*****	****	1 .	MOV		
*	•	•	ļ	MPY	R1,R2	
START	LWPI	WKS.	!	DIV	∋MOD,R2	
•	MOV	@AD1,R1	1	MOV	R3, @PROD	
	MOV	PAD2,R2	1	5	a>0080	
	А	R1,R2	*		· · · · ·	
	JOC	OVER	WKS	355	32	
		R2,65521		BSS	2	
	JL	DVR	AD2	5 S S	2	
OVER	AI	R2,15	ISUM	855	2	
OVR		R2, DSUM	ISUBT1	355	2	
*	, n u v	8290301	ISUBT2	855	2	
	والم فالم والم والم والم والم والم والم	*****		855	2	
				555	2	
******		****	• • •	BSS		
	MOV	• • • •	IPROD		2	
	MOV		CON	DATA	65521	
	NGN	R1,R3	ILAST	END .	START	
	S	R2,R1	×			
	c	R3,R2	*			
	JHE	OVER1	*			
	AI	P1,65521	1 **			
OVER1	MOV	R1, ORES	*			
*						
* ****	****	** ** ** ** ** ** ** ** ** ** ** ** **	****	e e e e e e e e e e e e e e e e e e e	*************************************	
* .* MC	DULAR A	RITHMETIC PROGRAM	AS FOR MC	5809	*	
* ***		******	e vie zie vie vie vie vie vie vie	e se se se se se se	****	
*						
	NAM	M6809	1	JMP	OVER	
	DPT	CRE, L, S, W, P	IADS	FDB	0	
	DRG	\$30	1 - 5 - 5	FDB	Q .	
*	UNO	\$ 5 8	1	FDB	0	
	ماه ماه ماه ماه ماه ماه م	*****		100	0	
				ماه ماه ماه ماه ماه ماه م	ماه ماه داه داه داه داه داه داه داه داه داه د	
* * MOD		DDITION *	•		**********	
	e sie sie sie sie sie sie sie	*****			BTRACTION *	
*		1 		*****	******	
START	LDX	≠ A D S	*			
	LOD	• X + +	DVER	LDX	# SBTN	
	ADDD	• X + +	1	LDD	, X++	
	BCS	SKIP	l	SUBD	, X + +	
	CMPD	#65521	1	BCC	SKIPZ	
	BLO	SKIP1	1	ADDD	#65521	
SKIP	ADDD	#15	SKIP2	sto	• X	
SKIP1	STO	, X	4	JMP	OVER1	
		· · ·	-			

Appendix-A	A	ρ	р	e	n	d	ĺ	х		A	
------------	---	---	---	---	---	---	---	---	--	---	--

SBTN	FDB	0	1	LDA	1 ,U
501.1	FDB	0 0	1	BEQ	OMIT
		0	1	LD3	#15
	FDS	0	1	MUL	
*			1		ວັນ
		****		ADDD	2,U
		MULTIPICATION >	•	BCS	SKIP5
ನೇ ಸಂಸಂಭಾನವನ	*******	*****	<	CMPD	#65521
*			1	BLC	SKIP7
OVER1	LDX	₩MLTR	SKIP6	ADDD	¥15
÷ · - · · -	LDY	#MLTN	ISKIP7	STD	2,U
	LDU	#PRDD1	IOMIT	LDA	0,0
	CLR	0., U	1	BEQ	OMIT1
			, SKIP8	LDY	*TEMP
	CLR	1,U	JOKIFU	CLR ·	
	LDA	1,X	· 1	CLR	1,Y
	LDB	1,Y			• •
	MUL		I	CLR	2 , Y
	STO	2,U		LDB	#15
	ĹDA	0,X ·		MUL	
	L08	1,Y	SKIPA	STD	0,Y
	MUL		· •	LDA	0,Y
	ADDD	1,U	1	BEQ	SKIPE
	STD	1,U	1	LDB	#15
·	BCC	SKIP3	Ì	MUL	
	INC	0,U	· · ·	ADDD	1,Y
		1, X		BRA	SKIPD
SKIP3	LDA		SKIPE	LDD	1,Y
	LDB	0 , Y	ISKIPD '	ADDD	2,0
	MUL	·	ISKIPU		SKIPB
	ADDD	1,U		BCS	
	STD	1 ,Ü	I	CMPD	#65521
	BCC	SKIP4	ľ	3L0	SKIPC
•	INC	0,U	SKIPB	ADDD	¥15
SKIP4	LDA	0,X	ISKIPC	STD	2,U
	LD8	Ú,Y	IOMIT1	JMP	\$₽564
	MUL		IMLTR	FD B	<u>,</u> 0
	ADDD	0 , U	MLTN	FDB	0
	STD	0,U	PROD1	FCB	Û -
X ;			PR002	FCB	0
	****	****	<pre>PRGD3</pre>	FCB	0
			PROD4	FCB	Û
		ne n	TEMP	FDB	Ö
			1	END	
•			•	-	
9 • · · · · · · · · · · · · · · · · · · ·	ماه داد ماه ماه ماه داد م	*****		Ste ste ste ste ste ste	****
		RITHMETIC PROGRA			*
; ≭ MU!	JULAR A	******	ل ک چک چاہ جاہ جاہ جاہ جاہ جاہ جاہ جاہ جاہ جاہ ج	د. دار دار وار وار رار ر	وزوار وار وار وار وار وار وار وار داد داد .
		2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,	در راه باد باه باد باه باه باد باد باد باد با		and the state of the state of the state of the state.
;		· .			C OVEDI
;				JP	C,OVER1
, ******		******	<	LD	A,255
; *		A ROULINGA	: [CP	H
* ******	****	*****	:	JP	NZ, OVER
	ORG -	100H	ł	LD	A,241
START:	LD	HL, (ADD1)	1	СР	Ĺ
<u> </u>		BC, (ADD2)		JP	Z, OVER1
•	ADD	HL,BC	Ì	JP	NC, OVER
			•		•
· ·					

OVER1:	LD	BC,15	1 - a	LD	A,(MPR2)
	ADD	HL,BC	1	LD .	H,A
	LD	(SUM),HL	1	LD	A, (MPD1)
			•	LD	Ξ,Α
OVER:	JP	SKIP	1		
;			1	CALL	MULT
AUD1:	DEFW	0	1	LD	(PR305),HL
ADD2:	DEFW	0	1	LD	A,(MPR1)
SUM:	DEFW	0		LD	Η,Α
			1	LD	A, (MPD2)
		************	· ·		-
,		SUBTRACTION *			- E , A
• • • • • • • • • • • • • • • • • • •	******	******	1	CALL	MULT
SKIP:	LD	HL,(SUBT1)	1	LD	DE,(PR0D5)
		DE, (SUBT3)	1	ADD	HL,DE
	AND	A		JP	NC, BAK
			1	LD	8,1
		HL,DE	1		
,	LD	A,(SUBT3)	1	LD	A,(PROD2)
	LO	Ð,A	1	ADD	A , B
· · · · ·	LD	A, (SUBT1)	1	LD	(PRBD2),A
	CP	D	I BAK:	LD	(PROD5),HL
		-		LD	A, (PROD4)
	JP ·	-	1		•
	JP	Z,ZERO		LD	Ξ,Α
BACK:	LD	BC,65521	1	LD	A,(PROD1)
	CCA	HL.,BC	1	LD	D,A
	JP	OVR	I	ADD	HL,DE
7.00.		A, (SUBT4)	 •	JP	NC, BAK1
ZERO:	LD		1		P,1
	LD j	D,A	!		
ť .	LD	A, (SUBT2)		LD	A,(PROD2)
	CP	D	1	ADD	Α,Β
	JP	NC, OVR	1	LD-	(PPOD2),A
	JP	Z, OVR	BAK1:	LD	(PR005),HL
			1	LD	
	JP	BACK	1 . 4•	,	(PROD1),A
OVR	LD	(RES), HL	!		
	JP.	SKIP2	1	LD	4,L
			1	LD	(PROD4),A
SUBT1:	DEFB	0	1;		
	DEFB	0	******	*******	***********
	DEFB	0			D2:PR0D3:PR0D4 *
SUBT3:					********
SUBT4:	DEFB	0			
RES:	DEFW	0 .	1;		
**********	******	******	1	LD	A, (PPOD1)
: * MO	DULAR I	MULTIPLICATION *	1	LD	Η,Α
		***	1	LD	E,15
•		A, (MPR1)		CALL	MULT
SKIP2:	LD			LD	DE, (PROD3)
	LD.	Η,Α		-	
	LD	A, (MPD1)	1	ADD	HL,DE
	LD	E,A	1	JP	NÇ,BAK2
	CALL	MULT	1 .	LD	BC,15
		(PR003),HL	1	ADD	HL,BC
			•	LD	(PR003),HL
	LD	A, (MPR2)	1		
	LD	H,A	1	JP	BAK3
	LD	A, (MPD2)	BAK2:	LD	(PROD3),HL
	LD	Ε,Α	1	LD	4,255
	CALL	MULT	I.	СР	н
		(PROD1),HL		JP	NZ, BAK3
. •			•	- · ·	

					_
	LD	A,241		JP	Z,BAK7
	СР	L	1	JP	NC,BAK5
	JP	Z,BAK6	BAK7:	LD	-
	JP	NC,BAK3	1	ADD	-
BAK6:	LD	BC,15	BAK5:	LD	(PROD3),HL
	ADD	HL,BC	1	JP	0000H
	LD	(PROD3),HL	1;		
BAK3:	LD	A,(PROD2)	•		****
	LD	Н,А			TION SUBROUTINE☆
	LD	E,15	; *****	*****	****
	CALL	MULT	1;		
	LD	A,L	MULT:	LD	L,0
	LÐ	(TMP2),A	1	LD	D,0
;			1	LD	8 , 8
	LD	Α,Ο	JUMP:	ADD	HL,HL
	LD	(TMP1),A	1	JR	NC, NOADD
	LD	E,15	1	ADD	HL,DE.
	CALL	MULT	NOADD:	DJNZ	JUMP
	LD	DE,(TMP1)	L	RET	
	ADD	HL,DE	MPD1:	DEFB	0
	LD	DE, (PROD3)	MPD2:	DEFB	0
	ADD	HL,DE	MPR1:	DEFB	0
	JP	NC,BAK4	MPR2:	DEFB	0
	LD	BC,15	PROD1:	DEFB	0
	ADD	HL,BC	PROD2:	DEFB	0
	JP	BAK5	PROD3:	DEFB	0
BAK4:	LD	(PROD3),HL	PROD4:	DEFB	0
	LD	.A , 255	PROD5:	DEFB	0
	СР	н	PROD6:	DEFB	0
	JP	NZ,BAK5	TMP1:	DEFB	0
	LD	A,241	TMP2:	DEFB	0
	CP	L	1	END	
*					
* *****	******	******	*****	*****	****
	-	RITHMETIC PROGRAM			*
* ****	*****	******	*****	*****	
	NAM	M6502	1	LDA	5,X
	DRG	\$1024	1	CMP	#\$F1
*			1	BEQ	SKIP1
* ****	******	*****	1	BMI	SUBT1
* * MODU	LAR AD	DITION *	OVR	LDA	5,X
* *****	****	****	SKIP1	CLC	
*			1	ADC	#15
START	LDX	#AD1	1	STA	5 , X
	CLC		1	LDA	#O
	LDA	1,X	1	ADC	4 , X
	ADC	3,X	1	STA	4.9 X
	STA	5,X	SUBT1	JMP	SUBT
	LDA	0,X	*		
	ADC	2 , X	1	ORG	\$0023
	STA	4 y X	AD1	FDB	0
	BCS	DVR	AD2	FDB	0
	CMP	*\$FF	SUM	FCB	0
	BNE	SUBT1	SUM1	FCB	0
			-		

	,							
*				. !	• .	LDA	8,X	
* ******	****	********	*******	(2) 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		STA	2,X	
* * MODUI	LAR SU	BTRACTI	CON -	*		LDA	6,X	
* ****				***		STA	0,X	·
						JSP	SUBRT	
*	0 D C	-102/	• •	· · ·		LDA	4 , X	
	ORG	\$1024	•	1		LUM	 .	
SUBT	LDX	# SUB	. • • •	*				
	LDA	#ŋ		1		STA	16,X	
4	STA.	CHECK	. •		•	LDA	3 , X	
to the second	LDA	0,X		1		STA	15;X	
- 1	CMP	2,X ·	•	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		LDA	· 75X	
· · · · · ·	BEQ	OMIT		, i	· .	STA	2. , X	
· · ·	BCS	JMP		· i		LDA	6,X	
					•	STA	0,X	
	INC	CHECK	•		•	JSR	SUBRT	
JMP	LDA	1,X		1				
JMP1	SEC			1 ·		LDA .	4 , X	
	SBC	3,X 🐇		<u>:</u> 4		STA	14,X	
	STA	5 , X	• •	- 1		LDA	3,X	
1. 1.	LDA	0,X		. 1	•	STA	13,X	
	SBC	2,X	· · ·	· •		LDA	' Ρ , Χ	
, ,	STA	4 y X		i		STA	2,X	
	LDA	CHECK		4 1		LDA	5,X	
			· .		· .	STA	0,X	
• • • •	BEQ	MULT1				JSR	SUPRT	
•	CLC	- ·	•					
	LDA	5,X	· · · ·		•	LDA	4,X	
	ADC	#\$F1	•	_ v_l I ∧	· . ·	STA	12,X	
	S T-A	5,X -		. I.		LDA	3,X	
	LDA	4 , X		. 1	. •	STA	11,X	
	ADC	# \$ F F		1 - C		LDA	17. , X	
	STA	4,X		. 1.		STA	2,X	•
MULT1	JMP	MULT		1 **			· · · ·	
OMIT	LDA	1,×		1		LDA	5,X .	
UMII	CMP		r = 1	1 1		STA	0,X	
		3,X		-1	•	JSR	SUPRT	
	BEQ	OMIT1				LDA	4 , X	•
	BCS	JMP1		1	· .			
	INC	CHECK	. 1	ļ		STA	10,X	
	JMB	JMP1			•	LDA	3,X 3	
OMIT1	LDA	# 0		. !	• .	STA.	9 , X	
	LDA STA	4 , X		*			۰.	
	STA	5 • X		1.	· .	CLC		
	JMP	MULT	•••	1		LDA	14,X	
	DRG	\$0023	· · ·	· [·		ADC	12,X	
SUB	FDB -	0		i		STA	14,X	
SUB1	FDB .	0	, · · · .	· · ·		LDA	13,X	
						ADC	11,X	
SUB2	FCB	0 0	<i></i>	1		· STA	13,X	•
SUB3	FDB	0						
CHECK	FCB	0	• • •			LDA	_#0 ,	
**		•	-	.	· · .	ADC	9,X	
n representation	****	*******	*****	exex:		STA	э , х	
* * MULT		TION RC	UTINE	*		CLC		
* *****	******			car I		LDA	15,X	
		a sector de la compañía.		1		ADC	14.9X	
,	ner	¢.1 ∩ 24+	•	1		STA	15,X	
	DRG	\$1024	• • •	· 1 .			13,X	
MULT	LCX	*MBF8	· · · · ·			LDA		
A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT OF A CONTRACT. CONTRACT OF A CONTRACT. CONTRACTACT OF A CONTRACT. CONTRACTACTACT OF A CONTRACT. CONTRACTACTACTACTACTACTACTACTACTACTACTACTACTA	· · · ·		• • •		 A 1995 A 1995	1. The Part of the		

A-5

مين چې د مې وله د مې ور. مېړې د د د مې

			·				
	100	10,X		i .	STA	2 , X	
	ADC	109X 14•X	· ·	1	LDA	*15	
	ΔΤζ			1	STA	0,7	
	LDA	#) ~ ~		1 *	A I C		
	ADC .	9,X	•••	1	JSR	SUBRT	
	STA	13,X ·		1	LDA	4,X	
*				1		- 18,X	
				1.	STA.	109A 39X	•
		R MODULA		!	LDA. STA	2 , X	
	k staje staje staje s	********	is is as all all all all all all	1		29A #15	
*		• F : U		1	STA	0,X	
	LDA	15,X		1	JSR	SUBRT	
	CMP	* <u>5 F</u> F		1 .	CLC	20/201	
ŝ	BNE	JMPA		1	LDA	4 , X .	
	LDA	16,X		1	ADC	19,X	•
	СМР	≠\$F1		1		19,X	
	ЗEQ	JMPB		1	STA		
	300	JMPA		1	LDA	3,X	
JMPB	CLC	· · · · ·			ADC	18,X	
	ADC	#15		1	STA	18,X	
	STA	1ć,X		!	CLC	1 2 V	
	LDA	#\$O		I	LDA	16,X	
	ADC	15 <u>,</u> X		!	ADC	19,X	
•	STA	15,X		!	STA	16,X	
JMPA	LDA	14,X	•	1	LDA	15,X	
	STA	2 , X	۰.	1	ADC	18,X	
	LDA	#15		1	STA	15,X	• .
	STA	0•X	· .	1	BCS	JUMPC	
	JSR	SUBRT		1	CMP	#\$555 01501	
	CLC			1	BNE	OVER1	
	LDA	16 , X		1	LDA	16,X	
	ADC	4 9 X		1	CMP	#\$F1	
•	STA	16 , X			BEQ	JUMPC.	
•	LDA	15 , X		1	BCC	OVER1	
	ADC	3•X	f	JUMPC	CLC		
•	STA	15,X			LDA	16,X	
	BCC	OVRA ·		1	ADC	≈15	
7	LDA	15 , X		1 ·	STA	16,X	
	CMP	#\$FF-		1	LDA	#0	
•	BNE	O'V R A			ADC	15,X	
	LDA	16 , X		1	STA	15,X	
	СМР	#\$F1		OVER1	BRK		
	BEQ	JMPC		*		·	
· .	BCC	OVRA		•		****	
JMPC	CLC		·	•		ATION ROU	
	ADC	#15		•	an a se se se se se se	****	
	STA	16,X		*			
	LDA	#\$O		SUBRT	LDA	#0	
	ADC	15,X	· ·	!	STA	1,X	
	STA	15,X		1	STA	3,X	
OVRA	LDA	≠ ()		1	STA	4 , X	
	STA	17 , X		1	LDY	# 9	
	STA	13,X		1	JMP	BAK	•
•	ST 4	19,X		I DV E R	ASL	1 ,X	
	LDA	13,X		1	ASL	2,X	

A-6

	BCC	ВАК		1	DRG	\$0023		
	LDA	* #1 -		MPLR	FCB	0.		
· .	ORA	1,X		MCND1	FCB	0		•
,	STA	1,X		MCND2	FC8	Û		
BAK	CLC	-) //		TEMP1	FC3	Ù		
	ROP	0 , X		TEMP2	FCB	0		
	BCC	BAK1		IMPR	FD3	0		
:	GLC			MND	FDB	0		
	LDA	2 , X		PROD1	FCB	0 .		
	ADC	4 , X		IPRCD2	FCB	0		
	STA	4 , X		IPROD3	FCB	0		
	LDA	1,X		IPROD4	FCB	,		
	ADC	3,X		PROD5	FCB	0 0		
	STA	3,X		PROD6	FCB	C	:	
BAK1	DEY	_ , , , ,	-	PROD7	FCB	Ċ		
DAKI	BEQ	דטב		IPROD8	FCB	0		
	JMP	DVER		TMP1	FCB	õ	•	
DUT	RTS	UVER		ITMP2	FCB	0		
	K I J			TMP3	FCB	Õ		
* *				1	END	START		
**			:	1	2110	JIAAI		
	ماه باه مال ماه ماه باه ماه ما		יב איב אב אב איב איב איב איב	ne ze ne ne ne ne ne ne ne	energi nergi ana ana ana ana ana ana ana ana ana an	** ** ** ** ** ** ** **	****	
	(16 BIT						**	
		******					****	
به واه دره واه وره	ΝΑΜ	DIVISION		* *				
	ORG	\$0000		1 ** ** - *****	***	ಭೇಷ ನಿರ್ವೇಧ ಮೇ ಮೇ ಮೇ ಮೇ	e ste ste ste ste ste ste	**
START	LDX	#MLTR		•	BIT PRO			**
START	LDY	*MLTN		•	101:PR00		PRIDA	* ;:
	LDU	#PROD1			BIT / 1			*
· · ·	CLR	•U		•	/ISION			*
	CLR	,0 1,U			****	***	*********	**
	LDA	1,X		1::				
	LDB	1,Y		1	LDD	PRÓD1		
	MUL	. , .		1	STD	DVND2		
	STD	2,0			LDD	PROD3		
	LDA	, X		i.	STD	DVND4		
	LDB	1 , Y		1	LDD	# ()		
	MUL			1	STA -	DVN-D1		
	ADDD	1,U		I	STD	QUOT1		
. ·	STD	1,U		1	LDA	#16		
	BCC	SKIP3		ł	STA	COUNT		
	INC	, Ú		DIVICE	ASL	DVND5		
SKIP3	LDA	1,X		1.	ROL	DVND4		
	LDB	, Y		1	ROL	DVND3		
	MUL	•		1	ROL	DVND2		
	ADDD	1,U		1	ROĽ	DVND1		
	STD	1,Ú		1	LDA	DVND1	•	
	всс	SKIP4		Ì	BNE	SKIP		•
	INC	• U		1	LDD	DVND2		
SKIP4	LDA	, X	•	1	CMPD	DVSR2		
JATET	LDB	, v		Ì	BCS	CHECK		
	MUL	7		SKIP	LDA	DVND3		
	ADDD	• U		1	SUBA	DVSR3		
·	STD	,U		i	STA	DVND3		
• •		, .		•	-		•	

Δ-7

				•			
		LDA	DVND2		DV SR3	FCB	00
		SBCA	DVSR2		REM	FCB	00
		STA	DVND2		IQUDT1	FCB	00
:		LDA	DVND1			FDB	00
	•	SBCA	DVSR1		IMLTR	FDB	00
		STA	DVND1		MLTN	FCB	00
• •		ASL	QUOT2		PROD1	FCB	00
· · · ·		ROL	QUOT1		PR 002	FCB	0.0
, ·		INC	QUDT2	· .	PROD3	FCB	00
CHECK		DEC	COUNT		PROD4	EC3	00
· ·		BNE	DIVIDE		DVND1	FCB	0 Û
		LDD	DVND2		DVND2	FCB	00
		STD	REM		DVND3	FCB	0.0
		JMP	\$D283		DVND4	FCB	0.0
COUNT		FCB	. 00		DVND5	FCB	00
DVSR1		FCB	0.0		1	END	
DVSF2	,	FCB	00		1		
	'						

Appendix-B

Assembler program source listing for a 15-point WFTA (TMS9900) FORTRAN program source listing for a 15-point WFTA

A	ø	p	e	n	d	i	X	 В	
	~	м.	-	•••	~	-	~		

********************** 芣 15-POINT WINDGRAD ALGORITHM (WETA) TMS9900 ÷ z's * ****** * WIND15 IDT 1 23 MOV 214(R5),R0 OPTION XREF, SYMT MOV @24(R5),R1 >6000 ADRG BL. **BADDSUB** LWPI WSP START R2,314(R5) R4,YREG MOV LI R3,024(R5) MOV R5, XREG LI 24(85),R3 MOV ** 5 A D D * ************ BL R3.24(R5) MOV INPUT SHUFFLE * * *: * *********************************** 1 23 MOV 216(R5),R0 ::: J26(R5),R1 MOV MOV *R4,*R5 **DADDSUB** BL. a6(R4),a2(R5) MOV R2, @16(P5) MOV @12(R4),@4(R5) MOV R3, 226(R5) MOV a18(R4), a6(R5) MOV MOV 26(R5),R3 MOV @24(R4),@8(R5) **JADD** a10(R4),a10(R5) 61 MOV MOV R3.36(R5) a16(R4),a12(R5) MOV | * @22(R4),@14(R5) MOV @18(R5),R0 VCM MDV a28(R4),a16(R5) MOV 228(R5);R1 a4(R4),a18(R5) MOV BL. **BADDSUS** 320(R4), 320(R5) MOV R2,018(R5) MOV a26(R4),a22(R5) MOV R3, 228(P5) MOV @2(R4),@24(R5) MOV 08(R5),R3 VCM a8(R4),a26(R5) MOV **DODE** 8L @14(R4), 928(R5) MOV R3,28(R5) MOV 쏬 ****** 1 ** * * 3 PDINT PREWEAVE *************** * 1 * * * 5 PDINT PREWEAVE ***************** 1 22 22 ******* 1 * 24 1 * LI. R5,XREG R6,ZREG LI *: a2(P5),R0 MOV L00P1 MOV a10(R5),R0 23(P5),R1 MOV 220(R5).R1 MOV 3L **BADDSUB DADDSUB** BL MOV R2.82(R5) MOV R2,010(R5) R3, @6(R6) MOV R3, @20(R5) MOV *R5,R3 MOV 23 MOV 25(R5),R0 DDAE BL MOV @4(R5),R1 83,*85 MOV **JADDSUB** BL 25 MOV R2,24(R5) 012(R5),R0 MOV R3, 010(R6) MOV @22(R5),R1 MOV MOV 36(R6),R2 **JADDSUB** BL DDAG BL MOV R2, @12(R5) MCV R3, 28(R6) R3,022(R5) MOV @2(R5),R3 1 * VGM MOV a2(P5),R0 ΒL CCAG 94(P5), P1 MOV R3,02(P5) MOV

P-1

* *

*

*

*

*

*

i

	3L	a ADDSUB		Į	MCV	23,224(R6)	
	MOV	R2, 22(R6)		*			
	MOV	R3,04(R6)		* *****	******	****	**
	MOV	*R5,R3		* * MULT:	IPLICAT	ION	*
	BL	a A D D				******	**
	MOV	R3,*R6		*			
	muv	KD 9 % KU		1 -1-	MOV	3FWD,R1	
•		· · ·			JEQ	FRWD	
				i	LI	R7,CDEFR	
	MOV	012(R5),R0	•]: 1 sta	L I	R F # Q D L F N	
	_	018(R5),R1		*		OVER	
	8 L	PADDSUB			JMP		
		R2,012(R5)		FRWD	LI	R7,CUEFF	
	MOV	R3,018(R6)		*		.	
			1	OVER	LI	R4,0	
	NON	@16(R5),R0		1	LI	R8,65521	
*	MOV	a14(R5),R1		LOCP	MOV	*R7+,R1	
•	8L	DADDSUB		l	MOV	DZREG(R4),R2	
•	MOV	R2,014(R5)		1	MPY	R1,82	
	MOV	R3, 222(R6)		1	DIV	R.8, R.2	
	MOV	018(R6),R2			MOV	R3, @ZREG(R4)	
	BL	a A D D			INCT.	R4	
	MCV	R3, a20(R6)	•		CI	R4,36	
	101	KJ J WE O CKOV		ł	JNE	LOOP	
	MOV	.@12(R5),R0		*	• · · •		
	MOV	a14(R5),R1			****	****	**
		DADDSUB		* * 5 PO			**
	BL					*****	***
		R2,014(R6)		* *	,		
		R3,016(R6)		1 44	MOV	*R6,R3	
	MOV	a10(R5),R3			MOV	R3,*R5	
	BL	D ADD	•	1	MOV		
	NON	R3,012(R6)	. •	1	MOV	32(R6),R2	
	•				BL	JADD	
	.MOV	a22(R5),R0		1	MCV	R3,22(R6)	
	MOV	@28(R5),R1	· ·	1		96(R6),R0	
	BL	JADDSUB		1	MOV	23(R6),R1	
	MOV	R2,022(R5)	*	1	BL .	9 S U S	
•	NON	R3,330(R6)		j .	MOV	R3,06(R6)	•
				1	MOV	93(R6),R2	
	ŇÖV	@26(R5),R0		1	40V	a10(R6),R3	
	MOV	a24(R5),R1		ł	8L	JADD	
	BL	aaddsub	•	1	MOV	R3,210(R6)	
· · .	MOV	R2,024(R5)		1	MOV	@2(R6),R0	
	MOV	R3,234(R6)		1	MOV	24(R6),R1	
	MOV	@30(R6),P2			BL	DADDSUB	
	BL ·	aadd	:		MOV	R2,22(R6)	
	MOV	R3, 032(R6)			MOV	R3,04(R6)	
		KJ, WJ2(K0)			MOV	02(R6),R0	
	MOV	a22(R5),P0			MOV	96(R6),R1	
	MOV			· ·	BL	a A D D S U B	
	MOV	024(R5),P1		1 . 1 .	MOV	R2,22(R5)	
	BL	DADDSUB		1		R3,38(R5)	
	MOV	R2,026(R6)		1	EMOV	24(R6),R0	
	MOV	R3, 228(R6)		1	MOV		•
	MOV	a20(R5),R3		1	MOV	910(R6),R1	
	BL	GCAE		1	BL	ƏADDSUB	
			-			•	

Appendix-B

						•	
	MOV	R2,04(R5)		1	MOV	R3,828(R5)	
	MOV	R3,26(R5)		i	VCM	228(R6),R0	
	r:Uv	R J & WO CR J J		1	MOV		
25				-		BADDSUB	
•	MOV	a12(R6),R3		1	8L		
	MOV	R3,@10(R5)		1	MOV		
•	MOV	014(R6),R2		1	VGM	R3,226(R5)	
	BL	a A D D		1 *			
	MOV	R3,214(R6)		1 22	ste	****	c:: #
					× 3 POINT P		*
•	NOV	a18(R6),R0		•			/
	MOV	@20(R6),R1		•	nie nie werze werze werze werze die	************	
	BL	asub		*			
	MOV	R3,018(R6)		1	`MCV	*R5,R3	
	MOV	220(R6),R2		1	N O M	010(R5),R2	
	MOV	a22(R6),R3	•	i	BL	DADD	
•				1	MOV	R3,210(R5)	
	8 L	DADD		I I I	nuv		
	MOV	R3,022(R6)		1 *			
•	MOV	@14(R6),R0		1	MOV	32(R5),R3	
	MOV	@16(R6),R1		1	MOV	912(R5),R2	
•	3L	ƏADDSUB		F	BL	3 A D D	
	MOV	R2,014(R6)		i	MOV	R3,012(R5)	
		•		1 *			
	MOV	- ·		1.00	MOV	94(P5),R3	
•	MOV	a14(R6),R0		1			
	MOV	@18(R6),R1		1	MOV		
	BL	EADDSUB		1	BL	aadd	
	MOV	R2,012(R5)		1	. MOV	R3,014(R5)	
	MOV	R3, @18(R5)		*			
	MOV	@16(R6),R0		i	MOV	06(R5),R3	
		1		4 . 1	MOV	216(R5),R2	
	MOV	a22(R6),R1		i.			
	5 L	aaddsub		1	BL	JADD	
	MOV	R2,314(R5)		1	· ΜΟΥ	P3,016(P5)	
	MOV	R3,@16(R5)		1 **		·	
*				1	MOV	@8(R5),R3	
-1-	MOV	@24(R6),R3		i	MOV	@18(R5),R2 -	•
		R3, 220(R5)		1	BL	a 4 0 0	
	MOV			1	MOV	R3,@18(R5)	
· .	MOV	026(R6),R2	•	1	nu v	S0,018(R))	
•	BL	- ƏADD		*			
	MOV	R3,026(R6)		1	NON	310(R5),R0	
	MOV	@34(R6),R2		1	MOV	320(R5),R1	
	MOV	@32(R6),R3		1	BL	SUZCOAC	
	BL	2 A D D		1	MCV	R2,210(R5)	
	MOV	R3,234(R6)		i	MOV	R3,320(P5)	
				1 7:			
	MOV	030(R6),R0		14	M 0 V	a12(R5),R0	
•	MOV	@32(R6),R1		1	MOV		
	BL	ƏSUB		1	MOV	022(R5),R1	
•	MOV	R3,030(R6)		1	BL	ADDSUB	
	MOV	@26(R6),P0		1	MOV	R2,012(R5)	
•	MOV	028(R6),R1		i	MOV	R3,022(R5)	۰.
				1 2		- · · ·	
	BL	DADDSUB		1	··· MOV	@14(R5),R0	
· · ·	MOV	R2,026(R6)		1	MOV		
	MOV	R3,228(R6)		I	MOV	024(R5),R1	
	N D V	@26(R6),R0		1	BL	JADDSUB .	
	MOV	230(R6),R1		1.	MCV	R2,214(P5)	
	BL	aADDSUB		1	NON	R3,024(R5)	
	MOV	R2, 222(R5)		*			
	11 U ¥	n L y W L L (N J)		•			•
		•					

A	p	р	e	n	d	i	X	-	B	
---	---	---	---	---	---	---	---	---	---	--

::

22

쑮

28

MOV 016(R5),R0 MOV 226(R5),R1 BL *aaddsub* MOV R2,016(R5) MOV R3, @26(R5) MOV @18(R5),RC MOV 328(R5),R1 8 L **JADDSUB** MOV R2, 018(R5) MOV R3, @28(R5) * * OUTPUT SHUFFLE

25 * ***** 涔

MOV *R5,*R6 MOV **J12(R5)**, **J2(R6)** MOV a24(R5),a4(R6) MOV 96(R5),96(P6) MOV a18(R5), 38(R5) MOV @20(R5), 010(R6) -a2(R5),a12(R6) MOV a14(R5).a14(R6) MOV @26(R5),@16(R6) MOV @8(R5),@18(R6) MOV MOV @10(R5),@20(R6) a22(R5),a22(R6) MOV MOV @4(R5), @24(R6) MOV -@16(R5), @26(R6) MOV a28(R5),a28(R6)

23 25 🛪 🏶 ADD & SUBTRACT SUBROUTINE* ****************************** 22 * ADDSUB MOV R1, R2 R0, R2 Α

PLUS

SUB

R2,15

R2,65521

a>0800

· .	JOC	
	CI	
	JL	
PLUS	AI	

8

MOV. P0, R3 ISUB-S R1, R3 С R1,R0 JL FIN R3,65521 AI RT FIN 1 * * *********** |* * ADDITION SUBROUTINE ::: |* IADD Δ R2.R3 **JOC** PLUS1 1 CI R3,65521 Į TAG JL 1 IPLUS1 ΑI R3,15 RT ITAG 1 * | * × × SHUFFLE VECTORS ::: * *********** 1 ** ICCEFF DATA 1, 16379, 13376, DATA 19136, 18005, 48647, 1 DATA. 32759, 8192, 45457, DATA 35817, 5753, 25311, ł DATA 16087, 29032, 8748. I DATA 23174, 43615, 1455. ľ COEFR DATA 61153, 5460, 18364, DATA 46773, 20640, 5493. DATA: 6552, 57331, 37975, DATA 28122, 34561, 24521, DATA 29504, 28641, 12521, 24748, 21938, DATA 5913. | * IWSP **BSS** 32 IYREG BSS 30 IXREG BSS 30 IZREG **B** S S 36 ILIM **BSS** 2 IEWD 3 S S 2 LAST END START

Appendix-B

÷,

	C C	24	240 210			: : ':	215 2			وابر	<u>.</u>	· •		1'r 1		e 7'e		1'r 1		'r 1'r	-			<u>ب</u>		. يەب		1e 11			1- 1	10 V.	. str		10 ml	واد م			ب وب	• 1'• 1'	:**	
(*			1	. 5	-	P ()I	Ν	T	A	I	NC) (R	A	D	ļ	۱L	G	0	?]	ΪT	. н	м	((W	i F	T	Α])			•						* *	:
(G .			M																								511			1 6	= \										
			D	I I N	MĒ	N	S	IC	DN	ł	00)E	۴	(1	1 5)	,	(20) E	F	R					L	. U	, ,	.ر. ا	1 :))										
Ç	5		R	E	AL		8	ŀ	10	D	D																															
(ΙN	P١	JT		Sł	11) F	F	LE		V	ΕÇ	T	0	R	S																								
ć			D 1	Α.																		,	-	5,		8	,	1	1	,	1	[4	,					•				
	2		οŪ	TI	PU	T		5+	IJ	F	FL	E		VE	EC	T	D	R S	5																•	•						
			D 1									-		-				-					,	1	0	,	1	l 9		7	,	1	3	,								
	2	1	FÖ	R١	N A	R	D	T	R	AI	vS	F	0	R M	1	С	0	EF	F	I	C	IE	E۸	IT	Ş											-						
С	•		1 2	AT	ΓA		18 49	30 54	0	5 . 7 .	, C • C	00	, ,	4	- 8 8 6	6 8	4 1	7. 7.	. D	00	, ,		82 57	: 7 : 5	5 3	9. •[. C D 0))),	,	25	31 53	. 9 31	2 1	• D	00	, ,	00),				
			3 4				43	86	1	5 .	. 0	0	,	1	4	6	5	. 0	0	1														• C								
		i	1 2	Δ٦	ΓA		2 C 3 7)6 '9	4 7	0. 5.		0 0	, ,	2	5 8	4 1	9 : 2 2	3.	D D	0	, ,	3	6 4	5	5 6	2.	0 0	0	, ,		57 24	3	3 : 2 :	1.	D D	0	,	'3	• 0	Ο,		
С			3	•																		12	5	2	1	• [00	,			91	.3	• (0 C	,							
Ċ C			R	ΕA	۱D _.		ΙN	P	ŋ.	T	ŋ	A	T /	1	Д	P	R /	Y																								
			R	R D E A O	D.	((5	,	*						,	I	= 1	Ļ	1	5)																					
	1	0	Х	(I C	2	- 0	= · I	Y	() =	I F 1	:F	(I) 5)																												•
				Х		I))	=	1	10	D	0	()	((I)	4	•	Ţ)									^			T	、、									
	2	0	C	Х	Ċ	5	+								U	U '			2	-	r	Ţ	,		-	^	, C	1	U	•			, ,	,								
			J	 D	3	1 0	I	•			-																															
				Ś	N 1 2	=	:	M	0 (00	(X		Ŋ	D	-	۲																									
				S S	234	=	:	М М	0 C	00	(X (X (N N	D D	4	► ►	4 4)	•	F	X	(II	NE)	+		3 ;))										•		
				2	5	=		f4	υL	JU	C	31	L	+		<u>-</u> د	5)																									

í

B - 5

```
S6 = MODO(S1 - S3)
      S.7 = MODO(S2 + S4)
      S8 = MODO(S5 + X(IND + 1))
      Z(J) = S8
      Z(J + 1) = S5
      Z(J + 2) = S6
      Z(J + 3) = S2
      Z(J + 4) = S7
      Z(J + 5) = S4
      \mathbf{J} = \mathbf{J} + \mathbf{6}
 30 CONTINUE
    IF (FRD .EQ. 1.D0) GD TO 50
    DO \ 40 \ I = 1, \ 18
 40 Z(I) = MODO(Z(I)*COEF(I))
    GO TO 70
    DO \ 60 \ I = 1, \ 18
 50
 60 Z(I) = MODO(Z(I)*CDEFR(I))
 70 J = 1
    DO 80 I = 1, 3
      IND = 5 * (I - 1)
      S9 = MODO(Z(J) + Z(J + 1))
      S10 = MDDD(S9 + Z(J + 2))
      S11 = MODU(S9 - Z(J + 2))
      S12 = MODO(Z(J + 3) - Z(J + 4))
      S13 = MODO(Z(J + 4) + Z(J + 5))
      S14 = MDDD(S10 + S12)
      S15 = MODO(S10 - S12)
      S16 = MODO(S11 + S13)
      S17 = MODO(S11 - S13)
      X(IND + 1) = Z(J)
      X(IND + 2) = S14
      X(IND + 3) = S16
      X(IND + 4) = 517
      X(IND + 5) = S15
      j = j +
               6
 80 CONTINUE/
    DD 90 I = 1, 5
      T = MODD(X(I) + X(5 + I))
      T_2 = MODO(T + X(10 + I))
      X(10 + I) = MODO(T - X(10 + I))
      X(5 + I) = T2
 90 CONTINUE
    DO 100 I = 1, 15
      DUT(IRFI(I) + 1) = X(I)
100 CONTINUE
    WRITE (6,110) (Y(I),I=1,15)
110 FORMAT (* *, 5F10.2)
    WRITE (6,120)
120 FORMAT ( ', //)
    WRITE (6,130) (OUT(I),I=1,15)
130 FORMAT (* *, 5F10.2)
    STOP
    END
```

B-6

Appendix-B

С С С

DOUBLE PRECISION FUNCTION MODO(F) REAL*8 F, MOD MOD = 65521.D0 IF (F .LT. 0.0D0) GO TO 10 MODO = DMOD(F,MOD) GO TO 20 10 MODO = MOD - DMOD(-F,MOD) 20 RETURN END B – 7

Appendix-C

FORTH program source listing for a 60-point WFTA (TMS9900)

.

(THIS PROGRAM PERFORMS WINDGRAD LENGTH 60 FORWARD AND REVERSE TRANSFORM) C INPUT ARRAY IS Y AND THE RESULT OF TRANSFORM IS ALSO STORED IN ARRAY Y) :5 DECIMAL (VARIABLES USED FOR TEMPORARY STORAGE) -0 INTEGER SO 0 INTEGER S1 0 INTEGER S2 0 INTEGER S3 O INTEGER S4 0 INTEGER S5 O INTEGER T1 0 INTEGER T2 0 INTEGER T3 0 INTEGER T4 0 INTEGER T5 O INTEGER TMO O INTEGER TM1 O INTEGER TM2 O INTEGER TM3 O INTEGER TM4 0 INTEGER TM (ARRAYS USED FOR COMPUTATION) 144 ARRAY FOUEF 144 ARRAY RODEF 120 ARRAY X 144 APRAY Y 120 ARRAY RE 120 ARRAY REI SINT 0 S0 ! 2 S1 ! 4 S2 ! 6 S3 ! 8 S4 ! 10 S5 ! ; : : INTZ 0 TMO ! 2 TM ! 4 TM1 ! 6 TM2 ! 8 TM3 ! 10 TM4 ! ; 1CHG THO B 10 + THO ! TH B 10 + TH ! TH1 B 10 + TH1 ! TM2 a 10 + TM2 ! TM3 a 10 + TM3 ! TM4 a 10 + TM4 ! ; 2CHG SO @ 12, + SO ! S1 @ 12 + S1 ! S2 @ 12 + S2 ! S3 @ 12 + S3 ! S4 @ 12 + S4 ! S5 @ 12 + S5 ! ; **:**S (INPUT SHUFFLE VECTORS) RF FILL 42 114 36 108 Ω 32 104 30 102 - 8 54 6 .92 44 116 68 110-40 112 58 100 -82 34 106 46 118 OUTPUT SHUFFLE VECTORS) REI FILL (78 102 6 4.8 84 108 94 118 90 114 88 112 S2 106 80 104 3 - 4 92 116 . 50 **:** S (COEFFICIENTS FOR FORWARD TRANSFORM) FCDEF FILL 53009 26608 4.5457 2.5311 640.56 :5 C COEFFICIENTS FOR REVERSE TRANSFORM)

C - 1

	•	1 1	4 4 6 6 6 2 1 1 1	299 299 88 88 88 88 88 88 88 88 88 88 88 88 8))	1	1 1 1 1 3 0 3 0 3 0 3 0 5 9 9 9 9	.3 .7 7 7 7 2 2	6 7 1 1 1 2 (2 (5593332000		3 2 2 5 1 1 1	4405552333	599877877877255	91 35 44 44 50 50			3 5 7 7 3 7 7 7 1 7 7 1 7 4 4 4 4	9839999444 4	44899933333	7780009222		2222555	44 45 55 50 00 00	6% 5737 73 51 51	37 37 41 30 30 30 30 30 30 30 30 30 30 30 30 30		556555 222	045551777	5 5 2 2 2 2 2 2 2 2 2 2 2 2	1 4 1 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	447 1 1 1 1 1 1 1 1 5 5 5											
F E C : :	(12) 21	M H C D E A M B M C M			D I	A R E _ C A	L		9 M E 9 A E 9 A E	0 0 1 0 1 0 1 0	P V	L : : : :	A F 3 F 1 1 1 1 1	? 944 4	M 2 4 4 4 4 4	U P (0 (L1 2 5 7 7 7			L C 2 2	I <u>-</u> 3 F 8 V - I + I +					L 10 H ;	I V R + +	r oua a	F	Fe 9 UP I	5 1 7 Y Y	4	1 3 +	- I จ		R .	Ē	ΤU	. C	N .			
ССС							H RPO R FRC	PC PL PL PL PC PC PC FF RE			2 F T 1 1 1 0	FIFF FIFF FFF FFF FFF FFF FFF FFF FFF F		P 1 NI I P A E C	CFP(I I L	O C I R E F F F C N C I R C N L R		FUC G FUC	OHRN4R4 OUP8						0 9	A 7 S 1		1 P I U R	Y V: Si		S S T T	R R		2 1	S R	Ē E 1		2					
•••••••	S 3 3 1 1 4	0E (3A) 3D (3) (1) (2)	3 AD PT 4D	4	PC 0 40 3 A PC 10		N 0 +1 N 0 0		P + 0 0 A P 0 0	R I D		-W +OS4 ; W Y	B B O E O	Α + Τ Α +	V :) + 8) I	0 +	2 (C Y I + I	IN 80 4)	1 A) () 3 O	+ + +	•	x 2 9 9	+ + M	2 L! D!			v	E; Y XVE	+ + P	0 Y	V S	E 9	2	́М	סַסַ)	Ī		

C – 2

42SB 10 0 D0 I Y + 5 I 20 + Y + 5 SBT I 20 + X + 1 2 +L00P ; 43AD 10 0 DO I X + 2 I 10 + X + 2 MOD TM ! I X + 2 I 10 + X + @ SBT I 10 + X + ! TM @ I X + ! 2 +LOOP : :5 44AD 10 0 DD I 40 + Y + a I 60 + Y + a DVER OVER MDD I 40 + X + ! SET I 60 + X + ! 2 +LOOP ; 45AD 10 0 DD I 50 + Y + D I 70 + Y + D OVER OVER MOD I 50 + X + ! SET I 70 + X + ! 2 +LOGP ; 48AD 10 0 D0 I 40 + X + 0 I 50 + X + 0 MDD TM ! I 40 + X + D I 50 + X + D SBT I 50 + X + ! TM D I 40 + X + ! 2 +LODP ; 49AD 10 0 DO I 80 + Y + @ I 100 + Y + @ OVER OVER MDD I 80 + X + ! SBT I 100 + X + ! 2 +L00P : 4AAD 10 0 DO I 90 + Y + 0 I 110 + Y + 0 OVER OVER MOD I 90 + X + ! SET I 110 + X + ! 2 +LOOP ; 4DAD 10 0 DD I 80 + X + 0 I 90 + X + 0 MDD TM ! I 80 + X + a I 90 + X + a SBT I 90 + X + ! TM a I 80 + X + ! 2 +LOOP I4PT 41AD 42AD 42SB 43AD 44AD 45AD 43AD 49AD 4AAO 4DAD ; : : S (MULTIPLICATION WITH COEFFICIENTS) O INTEGER FLAG : FMULT 144 0 DO I FODEF + @ I Y + @ D/ I Y + ! 2 +LOOP ; RMULT 144 0 DO I RCCEF + @ I Y + @ D/. I Y + ! 2 +LOOP ; MULT FLAG @ 0 = IF FMULT ELSE RMULT THEN ; (5 POINT PRE-WEAVE) I15PT TM @ X + @ TM3 @ X + @ OVER CVER MDD S1 @ Y + ! SBT S5 @ Y + ! ; 125PT TM1 @ X + @ TM2 @ X + @ MDD S2 @ Y + ! TM2 @ X : + 0 TM1 0 X + 0 SBT S4 9 Y + ! ; : I35PT S1 @ Y + @ S2 @ Y + @ OVER OVER MDD S1 @ Y + ! SBT S2 @ Y + ! TMO @ X + @ S1 @ Y + @ MDD S0 @ Y + : I45PT S5 a Y + a S4 a Y + a MDD S3 ЭY+! : ISPT INTZ SINT 24 0 DO I15PT I25PT I35PT I45PT 2CHG 1CHG 2 +LDDP ; **:** S (5 PDINT POST-WEAVE) FVPT SO a Y + a DUP S1 a Y + a MDD T1 ! TMO a X + ! ; : 1 F V PT S3 @ Y + @ S5 @ Y + @ MDD T5 ! ; 2FVPT S3 @ Y + @ S4 @ Y + @ SBT T3 ! : : 3FVPT T1 @ S2 @ Y + @ OVER OVER MDD T2 ! SBT T4 ! ; 2 4FVPT T2 a T3 a OVER OVER MOD TM a X + ! SBT : TM3 @ X + ! ; SEVET T4 a T5 a OVER OVER MOD TM1 a X + 1 SBT TM2 @ X + ! : : D5PT INTZ SINT 24 0 DD EVPT 1EVPT 2EVPT 3EVPT 4FVPT 5FVPT 2CHG 1CHG 2 +LOOP ; :5 (4 POINT POST-WEAVE) : 401 10 0 D0 I X + 2 I Y + ! 2 +L00P; : 14D 10 0 DO I 20 + X + a I 30 + X + a OVEP OVER MDD I 10 + Y + ! SBT I 30 + Y + ! I 10 + X + 7 I 20 + Y. + ! 2 + LOOP ;

C - 3

: 402 10 0 DC I 40 + X + D I 40 + Y + ! 2 +LODP ; : 24D 10 0 D0 I 60 + X + 2 I 70 + X + 2 DVEP OVER 400 I 50 + Y + I SBT I 70 + Y + I I 50 + X + 0 I 60 + Y + I 2 + LOOP; : 403 10 0 00 I P0 + X + @ I 80 + Y + ! 2 +LOOP; : 340 10 0 UO I 100 + X + @ I 110 + X + @ OVER OVER MOD I 90 + Y + ! SBT I 110 + Y + ! I 90 + X + ŵ I 100 + Y + ! 2 + LOOP ;: 04PT 401 14D 402 24D 403 34D ; : 5 (3 POINT POST-WEAVE) : 03PT 40 0 DO I Y + 2 I 40 + Y + 2 MCD I 80 + Y + 0 OVER OVER MOD I 40 + X + ! SBT I 90 + X + 1 I Y + 3 I X + 1 2 + LOOP :(INPUT RE-ORDERING VECTOR RF) : IORD 120 0 DO I RF + 2 Y + 2 I X + 1 2 +LOOP ; (OUTPUT RE-ORDERING VECTOR RFF) : OORD 120 0 DD I X + a I RFI + a Y + ! 2 +LOOP ; :5 : TRANSFORM IDRD I3PT I4PT I5PT MULT 05PT 04PT 03PT 0020 ; : 1TRANSFORM IORD ISPT I4PT I5PT CMULT OSPT 04PT 03PT 00RD ; (FRD FOR FOWARD AND INV FOR INVERSE TRANSFORM USING MULTIPLY AND DIVIDE INSTRUCTION) : FRD O FLAG ! TRANSFORM ; : INV 1 FLAG ! TRANSFORM ; C 1FRD FOR FOWARD AND 1INV FOR INVERSE TRANSFORM

USING EXTERNAL HARDWARE MODULAR MULTIPLIER) : 1FRD 0 FLAG ! 1TPANSFORM ; : 1INV 1 FLAG ! 1TRANSFORM ; X EMPTY Y EMPTY

:5

Assembler program source listings for the slave microprocessors (1 to 18) .

Assembler program source listing for the master microprocessor

Assembler program source listing for a 15-point WFTA (MC6809)

.

**	Ne sie sie sie sie sie sie sie sie	*****	. ಸೇ ಸೇ ಸೇ ಸೇ ಸೇ ಸೇ ಸೇ ಸೇ ಸೇ	zie zie zie zie zie zie zie	an an an an an an an an an	ste ste sje ste ste ste ste s	****
*	*		ESSOR NUM				*
*		****			******	de sie sie sie sie sie sie sie	
	NAM	68091	SKP15	STD	MCND		
DUTPU		\$0400		CLR	, U		·
STATUS		\$0402	1	CLR	1,以.		
Тб	EQU	\$0403	1	LDA	1,X		
T 2	EQU	\$0405	1	LDB	1,Y		
INPUT	EQU	\$0410	1	MUL			
Ró	EQU	\$0412	1	STD	2,0		
R 2	EQU	50414	1	LDA	, ×		
SEM	EQU	\$0416	!	LDB	1,Y		
*			1	MUL			
	CRG	\$F800	1	ADDD	1,0		
	110 P	I	· .	STD	1,U		
	ORCC	#%01010000	1	BCC	SKP16		
	LDU	# P R 2 D 1	1	INC	, U		
BEGIN	CLRA		SKP16	LDA	1,X		
	STA	FLAG	E	LDB	, Y		
	LDA	SEM	1	MUL			
	BEQ	FRD	1	ADDD	1,U		
START	LDA	<u>*1</u>	1	STD	1,U		
	STA	FLAG	!	900	SKP19		
FRD	LDY	#MCND	1	INC	, U		
	LDX -	#MLTER	ISKP19	LDA	, X		
	LDA	#1	l	LDB	, Y		
	STA	STATUS	1	MUL			
	SYNC	1	1	ADDD	, U		
	CLRA	1	1	STD	, U		
:	STA	STATUS	*				
	LDD	INPUT	1	LDA	1,U		
	BRA	DVER		LDB	#1 5		
ŇEXT	LDY	# M C N D	!	MUL			
	EDX	≉MLTRR	ł	ADDD	2,U		
	SYNC		1	8 C S	SKP20		
	LDD	SAVE	ļ	CMPD			
**			1	BLD	SKP21		
OVER	SYNC		ISKP20	ADDD	#15		
	SYNC		ISKP21	STD	2,U		
· .	ADDD	R 6	*				
	BCS	SKP12		LDA	,U		
	CMPD	*65521	1	LDX	☆ TEMP		
	BLO	SKP13	1	CLR	, X		
SKP12	ADDD	#15	!	CLR	1,X		
SKP13	SYNC		l	CLR	2 • X		
	SYNC		1	LDB	#15		
,	SYNC		l	MUL			
	CUDA	P. 2	1	STD	, X		
	BCS	SKP14		LDA	• X		
	CMPD	¥65521	ł	LDB	#15	**.	
	BLO	SK 915		MUL	•		
SKP14	- ADDD	*15	1	ADDD	1,X		
% .			I	ADDD	2,0		

0-1

SK P 2 2 SK P 2 3 *	BCS CMPD BLO ADDD SYNC SYNC SYNC SYNC SYNC	SKP22 #65521 SKP23 #15 T2	L0P20 L0P21	STD LDA LDB MUL ADDD RCS CMPD RLD ADDD STD	,U 1,U ¥15 2,U LOP20 ≠65521 LOP21 ≠15 2,U
*	STD SYNC SYNC STD LDA	SAVE FLAG	* 	LDA LDX CLP CLP CLP	9U. #TEMP 9X 19X 29X #15
	CMPA BEQ CMPA BEQ LDD STD	¥1 MULT #2 CONV SAVE RES	1 1 1 1	LDB MUL STD LDA LDB MUL ADDD	•15 •X •¥15 1•X
CUNV *	LBRA LDD STD LBRA	BEGIN SAVE CUTPUT BEGIN	!]]]	ADDD RCS CMPD RLD	2,U LOP22 #65521 LDP23
MULT	INC LDX LDY CLR CLR LDA	FLAG #SAVE #RES ,U 1,U 1,X	L D P 2 2 L D P 2 3 	ADDD STD SYNC SYNC SYNC SYNC	¥15 SAV£
	LDB MUL	1,Y	 *	LBRA	NEXT
		2,U ,X 1,Y	MLTER IMLTER I#	FDB FDB	<u>1</u> 61153
	MUL ADDD STD BCC INC	1,U 1,U LOP16 ,U	IMCND IPROD1 IPROD2 IPROD3	DRG FDB FCB FCB FCB	\$0000 0 0 0 0
LOP16	LDA LDB MUL	1 , X , Y	PROD4 TEMP TEMP1	FCB FCB FCB FCB	0 0 0
 	ADDD STD BCC INC	1,U 1,U LOP19 ,U	ISAVE IFLAG IRES	F.D.B F.C.B	0 0 . C
LUP19	L D A L D B M U L A D D D	, Х , Ү , U	* STRT 	DRG EQU END	\$FFFE ,\$F800 BEGIN ^

D - 2

* *:	ie ale ale 210 ale 210 ale 210		******** ESSOR NUM		***********************************
* *:	*******		ge zje zje zje zje zje zje zje z	******	****
	NAM	68092	SKP14	4 D D D	#15
OUTPUT	EQU	\$0400	SKP15	STD	ТЗ
STATUS	EQU	¢0402	1	SYNC	
Τ7	EQU	50403	1	ADDD	5 S
T S	EQU	\$0405		ч С S	SKP16
T3	EQU	\$0407	1	CMPD	#65521
T1	EQU	\$0409	1	۹LO	SKP17
INPUT	EQU	\$0410	SKP16	4 D G D	*15
R7	FQU	\$0412	ISKP17	STD	71
R 5	ี ธิจับ	50414	1	SYNC	
R3	EQU	\$0416	i	STD	MCND
R1	EQU	\$0418	1	CLR	, U
SEM	EQU	±041A	1	CLR	1,U
3 L M ポ	1. 42 (1)		1	LDA	1,X
2, 7	DRG	\$F800		LDS	1,Y
	NDP	41 0 0 0	1	MUL	- , .
	DRCC	*%01010000	1	STD	2. j U
	LDU	#PR0D1	1	LD4	• X
DECTN	CLRA	SERUUI	:	LDB	1,Y
BEGIN	STA	FLAG	1	MUL	* y '
		SEM	1	ADDD	1,U
	LDA	FRD	1	STD	1,U
C T A D T	5 E Q		1	500	SKP18
START	LDA	#1 51.00	1	INC	្វ U
- 1. 0	STA	FLAG	1	LDA	,,, 1,×
FRD	LDY	≮MCND	ISKP13	LDB	y γ ·
	LDX	#MLTER	1	MUL	9 1
	LDA	81 STATUS	1	ADDD	1,0
	STA	STATUS	1	STO	
	SYNC			BCC	1,U SKP21
	CLRA			INC	<u>اع</u> - ۸۰ زار
	STA	STATUS	I I SKP21	LDA	• X
	LDD	INPUT	ISKPZI		9 ^ 9 Y
	BRA	OVER		LDB . MUL	9 1
NEXT	LDY	#MCND		ADDD	, U
	LDX	#MLTRR	1	STD	, U , U
	SYNC	C A 1/ F	l Este	.) (()	,0
	LDD	SAVE	*	1.0.4	1 - 11
*	C 24 14 C		i i	LDA LDB	1,U #15
OVER	SYNC		1		π ⊥ β
	- SYNC	- -	1	MUL	2 11
	ADDD	R7	1	4000 R.C.S	2,0
	BCS	SKP12	1	BCS	SKP22
	CMPD	*65521	1	СМРО	#65521
	BLO	SKP13	1	BLO	SKP23
SKP12	ADDD	#15	ISKP22	ADDD	#15 ·
SKP13	STD	T.5 ·	ISKP23	STD	2,U
	SYNC		*	. –	
	ADDD	R 5	1	LDA	, U
	BCS	SKP14	1	LDX	*TEMP
	CMPD	* 4 5 5 7 1	1	CLR	V + -
	BLO	#65521 SKP15	1	. CLP	, Х · · · 1, Х

÷

D - 3

	C L R L D B M U L S T D L D A L D B M U L A D D D	2,X #15 ,X ,X #15 1,X	LOP15	LOY CLR CLP LDA LDB MUL STO LDA	<pre></pre>
	A D D D P C S	2,U SKP24		LD5 MUL	1 , Y
SKP24	CMPD BLO ADDD	#65521 SKP25 #15		ADDD STD BCC	1,U 1,U LOP16
SKP25 *	SYNC	in ≜ 2	LOP16	I N C L D A	,U 1,X
	SYNC ADDD BCS	R 1 SK P 2 6		LDB MUL ADDD	,≚ 1,∪
SKP26	CMPD SLO ADDD	#65521 SKP27 #15	.	STD BCC INC	1,U LOP19 ,U
SKP27	STD SYNC ADDD	T 3 R 3	· LOP19 	LDA LD3 MUL	, X , Y
	BCS CMPD BLD	SKP28 #65521 SKP29	 *	ADDD STD	,ປ ,ປ
SK P 2 8 SK P 2 9	ADDD STD SYNC	#15 T5		LD∆ LDB MUL	1,U #15
· .	ADDD BCS CMPD BLD	R5 SKP30 ≉65521 SKP31		ADDD SCS CMPD BLD	2,U LDP20 - #65521 LDP21
SKP30 SKP31	A D D D S T D S Y N C	41 5 T 7	LJP20 LDP21 *		#15 · 2,U
*	SYNC			LDA - LDX CLR	,U ≄TEMP ,X
	STD LDA CMPA BEQ CMPA	SAVE FLAG ≉1 MULT ≉2		CLR CLR LDR MUL	1,X 2,X #15
	BEQ LDD STD	CONV SAVE RES		S T D L D A L D B	,¥ ,X #15
CONV	LBPA LDD STD LBPA	EEGIN SAVE OUTPUT REGIN		MUL . A DOD A DOD R C S	1,¥ 2,0 1022
* MULT	INC LDX	FLAG #SAVE	 L0P22	- C MPD 2 L O 4 D D D	#65521 LOP23 #15

0-4

ORG \$0000 :;: 1 FDR **I**MCND ŋ T 3 LUP23 STD FCB 0 SYNC PPOD1 LDD R 3 1 P 2 0 0 2 FCB 0 FCP 0 Τ5 |PROD3 STD FCP ŋ SYNC PRJD4 TEMP FCB 0 SYNC TEMP1 5 C B 0 SYNC FCB 0 LDD 83 ITEMP3 FDB 0 STD -SAVE ISAVE FCB C LBRA NEXT JFLAG FDB Û IRES ** **\$FFFE** CRG MLTER FD8 16379 1 ¢ F 3.0 0 **I**STRT F QU MLTRR EDB 5460 BEGIN 1 END 24 **************** * PROCESSOR NUMBER 3 25 ::: ******** ::: IOVEP SYNC 68093 NAM SYNC DUTPUT EQU \$0400 ADDD R 8 STATUS EQU \$0402 SKP12 ECS EQU \$0403 Tδ CMPD *65521 EQU' \$0405 **T**4 SKP13 8L0 5 Q U \$0407 Τ2 ADDD #15 ISKP12 INPUT EQU \$0410 STD **T**4 SKP13 R 8 EQU \$0412 SYNC EQU \$0414 R4 ADDD R4 \$0416 R_{2} EQU HCS SKP14 EQU: \$0418 SEM CMPD #65521 * SKP15 BLO ORG \$F800 *15 A D D D SKP14 NOP т2 |SKP15 ORCC #%01010000 STD SYNC #PROD1 LDU SAVE STD BEGIN CLRA ٩2 LDD STA FLAG SUBD SAVE SEM LDA SKP16 BCC BEQ FRD #65521 ADDD #1 START LDA ISKP16 SYNC STA FLAG | * FRD LDY #MCND MCND STD LDX #MLTFR CLR , U LDA ≉1 1,0 CLR STATUS STA LDA 1,X-SYNC LDB 1,Y CLRA MUL STA STATUS 2,11 INPUT STD LDP **,** X LDA BRA OVER · LOB 1,Y NEXT LDY #MCND #HLTRR MUL LDX ADDD 1,0 SYNC STD 1,U L00 SAVE SKP18 9.00 *

0-5

	•				
	INC	, U	t	8 C S	SKP2P
6 4 0 1 0			1	CMPD	\$65521
SKP18	LDA	1,X	1		SKP29
	LDB	• Y		8L0	
	MUL	-	ISKP28	ADDD	#15
	ADDD	1,U	ISKP29	STD	T 8
	STD	1,U	1	SYNC	
	BCC	SKP21	i	SYNC	
			1*	5	
	INC	• U		670	SAVE
SKP21	LDA	, X	1	STD	
	LDB	, Y	1	LDA	FLAG
	MUL		ł	CHPA	# 1
	ADDD	, U	1	3 E Q	MULT
	STD	, U	Ì	CMPA	#2
	510	, 6	1	BEQ	
24 2		.	1		SAVE
	LDA	1,U			
	LDB	#15	I	STD	RES
	MUL			LBRA	BEGIN
	ADDD	2,U	1 C D N V	LDD	SAVE
	PCS	SKP22	1	STD	OUTPUT
	CMPD	#65521		LBRA	BEGIN
			*	20114	02020
	SLD	SKP23	•	THE	C1 0.0
SKP22	ADDD	#1 <u>5</u>	IMULT	INC	FLAG
SKP23	STD	2,0]	LDX	≠SAVE
*			1	LDY	≉RES
	LDA	, U	LOP15	CLR	,ປ
	LDX	≈ TEMP	1	CLR	1 , U
	CLR) X	i	LDA	1,X
			1	LDB	1,Y
,	CLR	1,X	1		1,
	CLR	2 , X	1	MUL	2 11
	LDB	≈1 5	1	STD	2,0
	MUL		1 ·	LDA	, X
	STD	• X	1.	LDB	1,Y
	LDA	, X	1	MUL	
	LDB	≭15	1	ADDD	1,U
		P 1 2	i	STD	1,1
	MUL	•	1	300	LOP16
	ADDD		1		
	ADDU		1	INC	
	BCS	SKP24	LOP16	LDA	
	ĊMPD	≈65521	1	LDB	, Y
		SKP25	1	MUL	
SKP24	ADDD		i	ADDD	1,U
	SYNC		1	STD	1,0
SKP25	STNC		1	500	
*			1		LOP19
	SYNC		1	INC	, U
	STD	т2	LOP19	LDA	, X
	SYNC		1	LDB	, Y
		SAVE	1	MUL	
			1 .	ADDD	• U
			1	STR	ن ل و
		SAVE	- I A str	$\mathcal{O} \times \mathcal{V}$, 0
			. *		.
	ADDD	¥65521	1	LDA	1,1
SKP26	STD	Τ4	1	LDB	# <u>1</u> 5
	SYNC		1	MUL	
	ADDD	<u><u></u>, 4</u>	1	ADDD	2,0
	ALUE	. '	•		-

D-5

۰.

...

	BCS	LOP20	1	SYNC	
	CMPD	#65521	•	SYNC	
			1	LOD	Q.4
	BLO	LOP21	1	STD	72
L 0 P 2 0	ADDD	\$15	1		
LUP21	STD	2,0	1	SYNC	- /-
*			1	LSRA	NEXT
	LDA	• U	*		
	LDX		MLTER	FDP	13776
	CLR		IMLTRR	FD3	18364
	CLR	1, %	1*		
			1	ORG	\$0000
	CLR	2,X		FDB	0
	LDB		MCND		
	MUL		PR001	FCB	0
	STD		PRCD2	FCB	0
	LDA		PROD3	FCB	0
	LDB	#15	PROD4	FCB	0
	MUL		1 TEMP	E C B	0
	ADDD	1,X	ITEMP1	FCB	С
	ADDD		TEMP3 .	FC3	0
	BCS		ISAVE	FDB	0
			IFLAG	FC3	0
	CMPD		•	FDE	0
	5L0	LOP23	RES	- 35	0
LUP22	ADDD	#15	*		
LUP23	STO	т2	1	DRG	\$ F C F C
	SYNC		ISTRT	EQU	\$F300
	LDD	R 2	1	END	BEGIN
	STD	SAVE	*		
nie nie nie nie	ne ne ne ne ne ne	en en an	ne ne ne ne ne ne ne ne ne	yestestesteste	***********************
	zie zie zie zie zie zie				**************************************
**		PROCE	SSOR NUMB	EP 4	*
**	*****	PROCE **********	SSOR NUMB	5P 4 *****	* ************************************
ಸಂ ಸಂಸಂ ಸಂ ಸಂಸಂ	****** N A M	PROCE ************** 68094	SSOR NUMB	5P 4 ***** LDA	* ************************************
* * * ** OUTPUT	***** NAM EQU	PROCE ************ 68094 \$0400	SSOR NUMB	EP 4 ****** LDA STA	* ************************************
* * * ** OUTPUT STATUS	***** NAM EQU EQU	PROCE ************ 68094 \$0400 \$0402	SSOR NUMB	EP 4 ***** LDA STA SYNC	* ************************************
* * * ** OUTPUT STATUS T9	***** NAM EQU EQU EQU	PROCE ********* 68094 \$0400 \$0402 \$0403	SSOR NUMB	E P 4 ****** S T A S T N C C L R A	* ***************************** # 1 S T A T U S
* * * ** OUTPUT STATUS	***** NAM EQU EQU EQU EQU	PROCE ********* 68094 \$0400 \$0402 \$0403 \$0405	SSOR NUMB	E P 4 ***** S T A S T A S Y N C C L R A S T A	* ************************************
* * * ** OUTPUT STATUS T9	***** NAM EQU EQU EQU	PROCE ********* 68094 \$0400 \$0402 \$0403	SSOR NUMB	E P 4 ***** S T A S Y N C C L R A S T A L D D	* ************************ #1 STATUS STATUS INPUT
* * * ** OUTPUT STATUS T9 T3	***** NAM EQU EQU EQU EQU	PROCE ********* 68094 \$0400 \$0402 \$0403 \$0405	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** S T A S T N C C L R A S T A L D D B R A	* ************************ #1 STATUS STATUS INPUT OVER
* * * ** OUTPUT STATUS T9 T3 T16	***** NAM EQU EQU EQU EQU EQU	PROCE ********** 6 80 94 \$ 0 4 0 0 \$ 0 4 0 2 \$ 0 4 0 3 \$ 0 4 0 5 \$ 0 4 0 7	SSOR NUMB	E P 4 ***** S T A S Y N C C L R A S T A L D D	* ************************ #1 STATUS STATUS INPUT OVER #MCNO
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9	***** NAM EQU EQU EQU EQU EQU EQU	PROCE ********** 68094 \$0400 \$0402 \$0403 \$0403 \$0405 \$0407 \$0410 \$0412	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** S T A S T N C C L R A S T A L D D B R A	* ************************ #1 STATUS STATUS INPUT OVER
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3	***** EQU EQU EQU EQU EQU EQU EQU	PROCE *********** 68094 \$0400 \$0402 \$0403 \$0403 \$0405 \$0405 \$0407 \$0410 \$0412 \$0414	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S Y N C C L R A S T A L D D B R A L D Y	* ************************ #1 STATUS STATUS INPUT OVER #MCNO
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16	***** NAM EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************ 68094 \$0400 \$0402 \$0403 \$0405 \$0405 \$0407 \$0410 \$0412 \$0414 \$0416	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** S T A S T N C C L R A S T A L D D B R A L D Y L D X S Y N C	* ************************ #1 STATUS STATUS INPUT OVER #MCNO
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** EQU EQU EQU EQU EQU EQU EQU	PROCE *********** 68094 \$0400 \$0402 \$0403 \$0403 \$0405 \$0405 \$0407 \$0410 \$0412 \$0414	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T N C C L R A S T A L D D B R A L D Y L D X	* ******************** #1 STATUS STATUS INPUT OVER #MCNO #MLTRP
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE *********** 68094 \$0400 \$0402 \$0403 \$0405 \$0405 \$0407 \$0407 \$0410 \$0412 \$0414 \$0416 \$0418	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S Y N C C L R A S T A L D D B R A L D Y L D X S Y N C L D D	* ******************** #1 STATUS STATUS INPUT OVER #MCNO #MLTRP
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************ 68094 \$0400 \$0402 \$0403 \$0405 \$0405 \$0407 \$0410 \$0412 \$0414 \$0416	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S T N C C L R A S T A L D D B R A L D Y L D X S Y N C L D D S Y N C	* ******************** #1 STATUS STATUS INPUT OVER #MCNO #MLTRP
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T A L D D B R A L D Y L D X S Y N C L D D S Y N C S Y N C	* ******************** #1 STATUS STATUS INPUT OVER #MCND #MLTRP SAVE
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T A L D D B R A L D D B R A L D Y L D X S Y N C L D D S Y N C S Y N C A D D D	* ******************** #1 STATUS STATUS INPUT OVER *MCNO #MLTRP SAVE
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S Y N C C L R A S T A L D D B R A L D D B R A L D Y L D X S Y N C S Y N C	* ******************** #1 STATUS STATUS INPUT DVER •MCND #MLTRP SAVE P9 SKP12
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T NC C L R A S T A L D D B R A L D Y L D X S Y NC L D D S Y NC S Y NC A D D D B C S C M P D	* ********************* *1 STATUS STATUS INPUT OVER *MCNO *MLTP SAVE SAVE P9 SKP12 #65521
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM *	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S Y N C C L R A S T A L D D B R A L D D B R A L D Y L D X S Y N C S Y N C	* ******************** #1 STATUS STATUS INPUT DVER •MCND #MLTRP SAVE P9 SKP12
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM *	***** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMB ******** ! ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T NC C L R A S T A L D D B R A L D Y L D X S Y NC L D D S Y NC S Y NC A D D D B C S C M P D	* ********************* *1 STATUS STATUS INPUT OVER *MCNO *MLTP SAVE SAVE P9 SKP12 #65521
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM *	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T A C L R A S T A L D D B R A L D D B R A L D Y L D X S Y N C L D D S Y N C S D D D S C S C M P D S L D D	* ********************** *1 STATUS STATUS INPUT OVER *MCND *MLTRP SAVE SAVE P9 SKP12 *65521 SKP12
* * CUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM * BEGIN	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T A L D D B R A L D D B R A L D D S Y N C L D D S Y N C S Y N	* ******************** *1 STATUS STATUS INPUT OVER *MCND *MLTPP SAVE SAVE *65521 SKP12 *15
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM *	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L DA S T A S T A C L R.A S T A L DD B R A L D Y L D X S Y NC L D D S Y NC S Y NC	* ***********************************
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM * BEGIN START	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S T A L D D B R A L D D B R A L D Y L D X S Y NC L D D S Y NC A D D D B C S C M P D B L D A D D D S T D S T D S Y NC S Y NC	* ***********************************
* * CUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM * BEGIN	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ****** L D A S T A S T A L D D B R A L D D B R A L D D S Y NC L D D S Y NC A D D D B C S C M P D B L D S T D S Y NC S	* ***********************************
* * * ** OUTPUT STATUS T9 T3 T16 INPUT R9 R3 R16 SEM * BEGIN START	***** EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	SSOR NUMA ********* ! ! ! ! ! ! ! ! ! ! ! ! ! !	E P 4 ***** L D A S T A S T A L D D B R A L D D B R A L D Y L D X S Y NC L D D S Y NC A D D D B C S C M P D B L D A D D D S T D S T D S Y NC S Y NC	* ***********************************

Appendix-D

<u>0 - 7</u>

SKP14	STD SYNC SYNC	т16	f t	BCS Cmpd BLO	SKP22 #65521 SKP23
*	STAC		ISKP22	ADDD	\$15
2,2	STD	MCND	ISKP23	SYNC	
	CLR	, U	*		
	CLR	1 .U	1	SYNC	
	LDA	1 , X	1	ADDD	P16
	LDB	1,Y	1	5 C S	SKP24
	MUL		1	CMPD	≈65521
	STO	2,U	1	5L0	SKP25
	LDA	, X	ISKP24	ADD	\$15
	,LDR	1,Y	SKP25	SYNC	* `
	MUL	• · · ·		STD	T 3.
•	ADDD	1,0		SYNC STD	SAVE
	STD	1,0	1	L D D	R3
	BCC	SKP16		SUBD	SAVE
SKP16	INC LDA	·• U 1 • X	1	502E 500	SKP26
SKFIO	LDB	, Y	1	ADDD	≈65521
	MUL	, '	ISKP26	STD	т 9
	ADDD	1,U		SYNC	
	STD	1,0	1	SYNC	
	BCC	SKP19	1.25		
	INC	• , U	1	STD	SAVE
SKP19	LDA	, X		LDA	FLAG
	LD8	, Y	1	СМРА	#1
	MUL		.]	BEQ	MULT
	ADDD	, U	!	CMPA	*2 C D NV
	STD	, U		8 EQ	CONV
24		• • •	1	LDD STD	SAVE RES
		1,0	1 .	LBRA	BEGIN
	LDB MUL	≈15		LDD	SAVE
	ADDD	2,U	1	STD	OUTPUT
	BCS	SKP20	1	LBPA	BEGIN
	CMPD	≈65521	*		
		SKP21	IMULT	INC	FLAG
SKP20	ADDD	#15	1	LDX	≈SAVE
SKP21	STD -	2,U	1	LDY	≉RES
*			LOP15	CLR	, U
	LDA	, U		CLR	1,0
	LDX	#TEMP			1,X
	CLR	, X		LD8 MHT	1,Y
	CLR	1,X		MUL STD	2,U
	CLR	2 • X	1	LDA	2, U
	LOS	#15	1	LDB	1,Y
	MUL	, X	1 1	MUL	
-	STD LDA	э х э Х	1	AUDD	1,11
	LDB	• 1 5	• 	STO	.1.0
	MUL	7 1 1 1 · · ·		PCC	LUP16
	ADDC	1,X		INC	, U
•	ADDD	2,0	LOP16		1,X

) – °

.

	LDB	, Y	1	ADDD	2,J		
	MUL		ł	BCS	LOP22		
	ADDD	1,U	1	CMPD	*65521		
	STD	1 ,U	. 1	3L0	LOP23		
	BCC	LCP19	LOP22	ACDD	#1 <u>5</u>		
	INC	, U	LOP23	SYNC		•	
LUP19	LDA	• X	I	SYNC			
	LDB	, Y	1	STP	т 3		
	MUL		1	LDD	P16		
	ADDD	, U	1	STD	SAVE		
	STD	• U	1	SYNC			
*			1	SYNC			
	LDA	1,1	1	LSRA	NEXT		
	LDB	#15	*				
	MUL		MLTER	FDS	43647		
	ADDD	-2 , U	MLTRR	F08	5493 -		
	BCS	LOP20	*				
	CMPD	#65521	*			r	
	SLO	LOP21	1	<u> </u>	\$0000		
LUP20	ADDD	*15	MCND	FDR	()		
LUP21	STD	2,U	PROD1	FCB	0		
*	. • · -		PPOC2	FCB	0		
	LDA	, U	PROD3	F C P	Ú.		
	LDX	*TEMP	PRUD4	FCB	C		
	CLR	, X	TEMP	FC8	∩		
	CLR	1,X	TEMP1	E C B	0		
	CLP	2,X	TEMP3	FCB	0		
	LDB	#15	ISAVE	FDB	С		
	MUL		FLAG	EC8	Ĵ.		
	STO	, X	RES	FDB	0		
	LDA	, X	1 **				
	LDB	#15	1	DRG ,	SFFFE		
	MUL		ISTRT	EQU	5 F 8 0 0		
	ADDD	1,X	1	END	PEGIN		
* *	ale ale ale ale ale ale ale	an a		だい こうに こうに こうに こう	****	en de la dela dela dela dela dela dela del	******
* *			ESSDRINUM				::
* *	******	nje	ale		***********	e aje aje aje aje aje aje aje aje a	
	NAM	68095 ·	!	STA	FLAG		
OUTPUT	EQUÍ	\$0400		LDA	SEM		1
STATUS	EQU	* 0402	ł	BEQ	FRD		
T10	<u>ສ</u> ຊ ປ	\$0403	ISTAPT	LDA	*1		•
Τ2	FQU	\$0405	1	STA	FLAG		
T16	EQU	\$0407	FRD	LDY	≠MCND		
INPUT	EQU	\$0410	1	LDX	#MLTER		
R10	EQU	\$0412	1	LDA	#1		
R 2	EQU	\$0414	1	STA	STATUS		
R16	EQU	\$0416		SYMC			
SEM	EQU	\$0418	1	CLRA			
*			1	STA	STATUS		
	ORG	\$F800	1	LDD	INPUT	L	-
	NCP			5 R A	DVER	۰.	
	ORCC	#%01010000	NEXT	LDY	# MCND		
	LDU	#PROD1	1	LDX	≈ MLTRR	:	
BEGIN	CLRA	· .	1	SYNC			

.

*	LDD		SK P 2 0 SK P 2 1	CCCA STD	#15 2,U
OVER	SYNC SYNC ADDD	R10	* 	L D A L D X	,U ≄TEMP
	BCS	SKP12	1	CLR	• X
	CMPD Blo	≉65521 SKP13	1	CLR CLR	1,X 2,Y
SKP12 SKP13	A D D D S T D	±1 5 T2	1	LDB MUL	#15
	SYNC		1	STD' LDA	, X , X
	STD LDD	SAVE R2		LDB	¥15
	SUBD BCC	SAVE SKP14	1	MUL A D D D	1,X
SKP14	A D D D S T D	≈65521 T16	!	A D D D B C S	2,U SKP22
24FI4	SYNC	110	1	CMPD	#65521 SKP23
*	SYNC		ISKP22	BLO Addd	#15
	STD CLR	мсир , U	SKP23 *	SYNC	
	CLR	1,U	1	SYNC	R16
	LDA LDS	1,X 1,Y		5 C C	SKP24
	MUL STD	2 , U	 SKP24	A D D D S Y N C	#65521
	L D A L D B	, X 1, Y	1	S T D S Y N C	T 2
	MUL			STD LDD	SAVE R2
	A D D D S T D	1,U 1,U		SUBD	SAVE
	BCC INC	SKP16 ,U		BCC ADDD	SKP26 #65521
SKP16	L D A L D B	1,X ,Y	SK P 2 6	STD Sync	T10
	MUL		1	SYNC	,
	DDCA DTZ	1,U 1,U	* 	STD	SAVE
	BCC INC	SKP19 ,U	1	LDA CMPA	FLAG ≈1
SKP19	L D A L D B	9 X 9 Y	1	BEQ CMPA	MUL⊤ ≉2
	MUL			BEQ	CONV SAVE
	ADDD STD	,U ,U	1	STD	RES
*	LDA	1,U	I I C <u>onv</u>	LBPA LDD	BEGIN SAVE
	LDB MUL	\$15	1	STD - LBPA	OUTPUT BEGIN
	ADDD	2,U	* MULT	INC	FLAG
	BCS Cmpd	SKP20 ¥65521	THOL:	LOX	#SAVE
	BLO	SKP21	1	LDY	#PES

LOP15	CLR	, U	ł	LDB	#15
	CLR	1,0	1	MUL	
	LDA	1,X	1	STD	9 X
	LDB	1,Y		LDA	• X
	MUL	-,	1	LDE	415
	STD	2 , U	İ	MUL	
	LDA	• X	1	ADDD	1 , X
	LDB	1,Y	i	4000.	2 , U
	MUL	-,	Ì	BCS	LOP22
	4000	1,0	1	CMPD	≠65521
	STD	1,U	1	SLO	LOP23
	BCC	LOP16	LOP22	ADDD	¥15 ·
	INC	, U	LOP23	STO	T16
LUP16	LDA	1 ,X	1	SYNC	•
	LDB	• • Y	1 -	SYNC	
	MUL		1	LDD	R 2
	ADDD.	1,U	1.	STD	SAVE
	STD	1,U	1	SYNC	
	8 C C	LOP19	1	SYNC	
•	INC	, U	l	LBPA	MEXT
LCP19	LDA.	, X	xxxxxxxxxx	****	****
	LDS	, Y	IMLTER	FDB	19136
	MUL			FDB	46773
	ADDD	• U	*		
	STD	• U	1	ORG	< 0 0 0 0
*			IMCND	FDB	0
	LDA	1,U	PRCD1	5CB	0
	LDB	#15	PROD2	FCB	C
	MUL		PROD3	FCB	0
	ADDD	2,U	PRO04	FCS	Û.
	BCS	LOP20	TEMP	ECB	0
	CMPD	#65521	TEMP1	ECB	0
	BLD	LOP21	TEMP3	FCB 1	0
LUP20	ADDD	*15	ISAVE	FDB	0 .
LUP21	STD	2,U	FLAG	FCB	0
*		, , ,	I R E S	FDB	0
	LDA	•U	*	O RG	SFFFE
	LDX	≄TEMP		EQU	\$F800
•	CLR	• X	ISTRT .	END	REGIN
	CLR	1,X 2,X	1*	- 1 4 L	
ار وارد ارد	CLR		•		*****
* **			SSOR NUMB		*
•	****				******
بار مار	NAM	68096	ISEM	EQU	\$0418
OUTPUT	EQU	\$0400	*		
STATUS	EQU	\$0402		O R G	\$F800
T11	EQU	\$0403	· ·	NOP	
T1	EQU	\$0405		arcc	#%01010000
T7	EQU	\$0407	i	LDU	≈PROD1
INPUT	EQU	\$0410	BEGIN	CLRA	
R11	EQU	\$0412	1	STA	FLAG
R1	EQU	\$0414	Ì	LDA	SEM
R7	EQU	50416	ł	REQ	FQD
· .					

į,

START	LDA	#1	1	INC	• U
FKD	STA LDY	FLAG #MCND	SKP19 	LDA LDB	, X , Y
	LOX	#MLTEP	1	MUL A D D D	, ال
	LDA STA	#1 STATUS		STO	,U
	SYNC CLRA		× 	LDA	1,0
	STA LDD	STATUS INPUT	1	LDB MUL	<u>*15</u>
	BRA	OVER	i I	ADDD	2,0
NEXT	LDY	#MCND	1	SCS	SKP20
	LDX	#MLTRR ·	1	CMPD Blo	≸65521 SKP21
	SYNC LDD	SAVE	ISKP20	ADDD	#15
*			SKP21 *	STD	2,U
OVER	STD SYNC	T11	1	LDA	, , U
	ADDD	R11	i	LDX -	#TEMP
	BCS	SKP12	1	CLP	, X
		≉65521 SKP13	1	CLR CLP	1,X 2,X
, SKP12	BLO Í Addd	415	1	LDB	#15
SKP13	STD	T1	ł	MUL	
	SYNC		1	STD	, X
	SYNC SYNC		1	L D A L D B	,X ≓15
	SYNC		l	MUL	
	ADDD	R 7	1	ADDD	1,X
	BCS	SKP14	1		2,U 5,022
	CMPD Blud	≉65521 SKP15	1	BCS CMPD	SKP22 #65521
SKP14	ADDD	#15	1	BLO	SKP23
*			SKP 2 2	ADDD	≉15
SKP15	STD	MCND	SK P 2 3 *	SYNC	
•	CLR CLR	9U 19U	1 ~	STD	T 7
	LDA	1,X	ł	SYNC	
	LDB	1,Y	1	SYNC	
	MUL STD	2,0	1	SYNC SYNC	
	LDA	290 9X	1	ADDD	ė 1
	LDB	1,Y	1	BCS	SKP24
	MUL	• • • •	ļ	CMPD	#65521
	COGA	1,0	! SKP24	KLO Addd	SKP25 #15
	STD BCC	1,U SKP16	ISKP25	STD	T11
·	INC	<u>ا</u> ل	1	SYNC	
SKP16	LDA	1,X	1	ADDD	F11
	LDB	, Y	1	BCS CMPD	SKP26 ≉65521
	MUL ADDD	1,U	1	REG	\$85521 SKP27
	STD	1,0	ISKP26	ADDD	#15
	BCC	SKP19	*	-	
				•	

0-12

SKP27	STD LDA CMPA	SAVE FLAG #1	LCP20 L0P21 *	ADDD STD	
	BEQ	MULT	T T	LDA	, U
	СМРА	# 2	1	LDX	#TEMP
	5 E Q	CONV	1	CLR	, X
	LDD	SAVE		CLR	1,×
	STD	RES		CLR LDB	2;X #15
CONV	L B R A L D D	BEGIN SAVE	!	MUL	410
CONV	STD	CUTPUT	1	STD	, X
	LBRA	BEGÍN	1	LDA	• X
*	E contra		1	LDB	\$15
MULT	INC	FLAG	1	MUL	
	LDX	#SAVE	. 1	ADDD	
	LDY	≉RES		ADDD	
LÜP15	CLR	• U			LJP22
	CLR	1,U			#65521 LOP23
	LDA	1,X	1 LDP22	4000	
	LDB MUL	1, *	LOP23	STD	
	STD	2 , U		SYNC	
	LDA	, X		LDD	P11
	LDB	1,Y		STD	SAVE
	MUL	-	ł	SYNC	
	ADDD	1 , U	1	SYNC	
	STD	1,0	1	SYNC	· · · ·
	~ ~ ~			1 2 7 4	NEXT
	SCC	LOP16		LBRA	
	INC	, U	•	******	****
LUP16	INC LDA	,U 1,X	IMLTER	******* F D °	******** 32 7 59
LUP16	INC LDA LDB	, U	I MLTER I MLTER	******	****
LUP16	INC LDA LDB MUL	,U 1,X ,Y	IMLTER	******* FDP FDP	******** 32759 6552
LUP16	INC LDA LDB MUL ADDD	,U 1,X ,Y 1,U	I MLTER I MLTER	******* F D °	******** 32 7 59
LUP16	INC LDA LDB MUL	,U 1,X ,Y 1,U 1,U	MLTFR MLTRR * 	******* FDP FDP 0RG	********* 32759 6552 \$0000
LUP16	INC LDA LDB MUL ADDD STD	,U 1,X ,Y 1,U 1,U	MLTFR MLTRR * MCND PRJD1 PPOD2	****** FDP FDB ORG FDB FCB FCB FCB	******** 32759 6552 10000 0 0
LUP16 LUP19	INC LDA LDB MUL ADDD STD BCC	,U 1,X ,Y 1,U 1,U LOP19	MLTFR MLTRR * MCND PRJD1 PROD2 PROD3	****** FDP FDP ORG FD8 FC8 FC8 FC8 FC8	******** 32759 6552 10000 0 0 0
	INC LDA LDB MUL ADDD STD BCC INC LDA LDB	,U 1,X ,Y 1,U 1,U LOP19 ,U	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PROD4	****** FDP FDP CRG FD8 FC8 FC8 FC8 FC8 FC8	******** 32759 6552 *0000 0 0 0 0
	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP	****** FDP FDP CRG FD8 FC8 FC8 FC8 FC8 FC8 FC8	******** 32759 6552 10000 0 0 0 0 0 0 0
	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1	****** F D P F D P F D B F C B	******** 32759 6552 \$0000 0 0 0 0 0 0 0 0 0
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y	MLTFR MLTRR * MCND PRJD1 PROD2 PROD4 TEMP1 TEMP1 TEMP3	****** FDP FDB FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB	******** 32759 6552 10000 0 0 0 0 0 0 0 0 0 0 0 0
	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD	,U 1,X ,Y 1,U 1,U 1,U LOP19 ,U ,X ,Y ,U	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP1 TEMP1 TEMP3 SAVE	****** F D P F D P F D B F C B	******** 32759 6552 \$0000 0 0 0 0 0 0 0 0 0
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y ,U ,U 1,U	MLTFR MLTRR * MCND PRJD1 PROD2 PROD4 TEMP1 TEMP1 TEMP3	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	******** 32759 6552 10000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD	,U 1,X ,Y 1,U 1,U 1,U LOP19 ,U ,X ,Y ,U	MLTFR MLTRR ** MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1 TEMP3 SAVE FLAG	****** FDP FDP CRG FDP FCB FCB FCB FCB FCB FCB FCB FCB FCB FCB	******** 32759 6552 t0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y ,U ,U 1,U	MLTER MLTRR * MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y ,U ,U ,U 1,U X ,Y	MLTER MLTRR * MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LUP19	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS CMPD	,U 1,X ,Y 1,U 1,U L DP19 ,U ,X ,Y ,U ,U 1,U ≠15 2,U L DP20 ≠55521	MLTFR MLTRR ** MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * STRT	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
L0P19 *	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS	,U 1,X ,Y 1,U 1,U LOP19 ,U ,X ,Y ,U ,U 1,U *15 2,U LOP20	MLTER MLTRR * MCND PRJD1 PRJD2 PRJD3 PRJD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * STRT *	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LCP19 *	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS CMPD	,U 1,X ,Y 1,U 1,U L DP19 ,U ,X ,Y ,U ,U 1,U ≠15 2,U L DP20 ≠55521	MLTFR MLTRR ** MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP1 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * STRT *	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LUP19 * *	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS CMPD	,U 1,X ,Y 1,U 1,U L DP19 ,U ,X ,Y ,U ,U 1,U ≠15 2,U L DP20 ≠55521	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * STRT * *	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LUP19 * *	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS CMPD	,U 1,X ,Y 1,U 1,U L DP19 ,U ,X ,Y ,U ,U 1,U ≠15 2,U L DP20 ≠55521	MLTFR MLTRR ** MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * * * * *	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************
LUP19 * *	INC LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ADDD STD LDA LDB MUL ADDD BCS CMPD	,U 1,X ,Y 1,U 1,U L DP19 ,U ,X ,Y ,U ,U 1,U ≠15 2,U L DP20 ≠55521	MLTFR MLTRR * MCND PRJD1 PRJD2 PRJD3 PROD4 TEMP1 TEMP1 TEMP3 SAVE FLAG RES * STRT * *	****** FDP FDP CRG FDB FCB FCB FCB FCB FCB FCB FCB FCB FCB FC	**************************************

*	***	*****			মুখ হাত হাত হাত হাত হাত হাত হাত	*****	
	*		ESSOR NUM				tion and a star and a star and a star and
*		****	, 20 20 20 20 20 20 20 20 20 20 20 20 20	•		(1)(1)(1)(1)(1)(1)(1) (1)(1)(1)(1)(1)(1)(1)(1)(1)(1)	,
	NAM	68097	1	ADDD	R10		
OUTPUT		\$0400	1	BCS	SKP14		
STATUS		\$0402	!	CMPD	*65521		
T12	EQU	\$0403		3L0	SKP15		
T 2	EQU	\$0405	SKP14	1 D D D	#15		
T10	FQU	\$0407	SKP15	STD	T 8		•
Tδ	EQU	\$0409	<u> </u>	SYNC			
Ť6	EQU	\$0405	!	ADDD	R 8		
INPUT	EQU	\$0410	1	BCS	SKP16		
R12	EQU	\$0412	1	CMPD	#65521		
R2	EQU	\$0414	1	<u>9</u> LO	SKP17		
R10	EQU	\$0416	SKP16	ADDD	#15		
R8	EQU	\$0413	SKP17	STD	T6		
R 6	EQU	\$041A	1	SYNC			
SEM	EQU	\$041C	*		·		
*			1	STD	MCND		
	DRG	\$F800	1	CLR	, 归		
	NOP		i	CLR	1,0		
	ORCC	#%01010000	i	LDA	1,X		
	LDU	#PR0D1	ì	LDB	1,Y		
BEGIN	CLRA	# ***Cur	.	MUL	- /		
DEGIN	STA	FLAG	i I	STD	2,U		
	LDA	SEM	1	LDA	, ×		
	BEQ	FRD	1	LDB	1 , Y		
5 T A D T		*1	1	MUL	- ,		
START	L D A S T A	FLAG	1	ADDD	1,U		
5 00		#MCND	1	STD	1,0		
FRD		#MLTFR		300	SKP19		
			1	INC	• U		
	LDA	#1' STATUS	I SKP18	LDA	,0 1,X		
	STA	STATUS	ISKELS	LDB	, Y		
	SYNC		1	MUL	, '		
	CLRA	C T A TUC			1 11		
	STA	STATUS	1		1,U 1,U		
	LDD	INPUT	1	S T D R C C	SK021		
	BRA	OVEP	1				
NEXT	LDY	≉MCND		INC	را و		
	LDX.	<i></i> #MLTRR	SKP21		, X		
	SYNC		1	LDB	, Y		
	LDD	SAVE		MUL	11		
*			1	ADDD	, U		
OVER	STD	T12	1	STD	ب ناي و		
	SYNC		*				
	ADDD	R12	1	LDA	1,0		
	BCS	SKP12		LDB	#15		
	CMPD	#65521	1	MUL	2 11		۰
	SLO .	SKP13	1	ADDD	2,0		
SKP12	ADDD	#1 5	1	9 C S	SKP22		
SKP13	STD	Τ2		CMPD	#65521		
	SYNC		1	8 L C	SKP23		
	STD	T10	SKP 2 2	ADDD	#15		
	SYNC		ISKP23	STD	2 , U		

0-14

.

2,5				ISKP35	STD	SAVE
	LDA	, U		1	LDA	FLAG
	LDX	≉TEMP		1	СМРА	21
	CLR	, X		1	SΕČ	MULT
	CLR	1,X		1	СМРА	# 2
	CLP	2,X		1	REQ	CONV
	LDB	≈1 5		1	LDD	SAVE
	MUL			1	STD	R E S
	STD	• X		Ì	LBRA	BEGIN
	LDA	, X		1 C D N V	LDD	SJVE
	LOB	#15		I	STD	JUTPUT
	MUL			1	LBRA	BEGIN
	ADDD	1 , X		*		
	ADDD	2,0		MULT	INC	FLAG
	305	SKP24			LDX	# SAVE
	CMPD	#65521		i	LDY.	#RES
	BLO	SKP25		LOP15	CLR	, U
SKP24	ADOD	#15		1	CLR	1,0
SKP25	SYNC	··· # -/		i	LDA	1,Y
3NF 20 *	3100			1	LDB	1,Y
	SYNC			1	MUL	- /
	ADDD	R 6			STO	2,U
	BCS	SKP26		1	LDA	, X
	CMPD	#65521			L D S	1,Y
	BLO	SKP27		1	MUL	-
SKP26	ADDD	≈15		i ·	ADDD	1,U
SKP20	STD	T 8		i	STD	1,U
UKI EI	SYNC	. 0	•		5 C C	LOP16
	ADDD	R 8		Ì	INC	• U
	BCS	SKP28		LOP16	LDA	1,X
	CMPD	#65521			LD8	, Y
	BLO	SKP29		İ	MUL	
SK P 2 8	ADDD	*15		1	ADDD	1,U.
SKP29	STD	T10		ł	STD	1,0
0101	SYNC			1	305	LOP19
	ADDD	R10		Ì	INC	. , U
	PCS	SK P 3 0		LOP19	LDA	, X
	CMPD			1	LDB	, Y
	BLC	SKP31		1	MUL	
SKP30	ADDD	≠15		1	ADDD	, U
SKP31	SYNC			1	STD	, U
0111 2 4	ADDD	R 2		*		
	BCS	SKP32		1	LDA	1 , U
	CMPD			1	LDP	#15
	BLO	SKP33		1	MUL	
SKP32	ADDD	#15		1	4000	2,U
SKP33	STD	T12		ſ	BCS	LOP20
	SYNC			1	CMPD	#65521
	ADDD	R12		1	BLO	LOP21
	BCS	SKP34		LOP20	ADDD	#15
	CMPD	#65521		LJP21	STD	2,U
	5L0	SKP35		*		
SKP34	ADDD	\$15		1	LDA	, U
*				1	LDX	#TEMP

	CLR	, X	1	STD	SAVE	
	CLR	1,X	i	SYNC		
	CLR	2,X		LBRA	NEXT	
	LDB	#1 5	*	_		
	MUL		MLTFR	FDB	8192	
	STD	, X	MLTRR	FDR	57331	
	LDA	, X	*			
	LDB	#15	1	DRG	9000 9	
	MUL		MCND	FD3	0	
	ADDD	1 , X	PROD1	FCB	Ú.	
	ADDD	2,U	PROD2	FCB	C	
	BCS	LCP22	PR003	FCB	0	
	CMPD	*65521	PRCD4	ECB	Û	
	5L0	LOP23	TEMP	ECS	Ú.	
LUP22	ADDD	#15	TEMP1	св	0	
LUP23	STD	T12	ITEMP3	FCB	0	
	SYNC		S∆VE	FDP	Ċ.	
	LOD	R12	IFLAG	FCB	0	
	STD	T 8	RES	FDS	0	
	SYNC		*			
	LDD	RS	1	0 R G	SFFFE	
•	STD	T12	STRT	EQU	\$F800	
	SYNC		ļ	END	BEGIN	
	LDD	R12	*			
* :	te se ste ste ste ste ste	en en se se se se se se se se se se se se	****	******	aje aje aje aje aje aje aje aje aje aje	******
* *	; ;	PROC	ESSOR NUM	BER 8		*
* :	******	e ste ste ste ste ste ste ste ste ste st	******	******	***	****
	NAM	68098	!	STA	STATUS	
OUTPUT	EQU	\$0400	1	SYNC		
STATUS	EQU	\$0402	1	CLRA		
Т13	EQU	50403	ł ·	STA	SUTATUS	
Т3	EQU	\$0405	1	LDD	INPUT	
T9	EQU	\$0407	1	8 R A	OVEP	
τ7	ΕQU	\$0409	INEXT	LDY	# MCND	
INPUT	EQU	\$0410	1	LDX	#MLTRR	
R13	EQU	\$0412	1	SYNC		
R 3	EQU	\$0414	1	LDD	SAVE	
RЭ	EQU	\$0416	*			
R 7	EQU	\$0418	IOVER	STO	T13	
SEM	EQU	\$041A	1	SYNC		
*				ADDD	R13	
	ORG	\$F800		BCS	SKP12	
	NOP		1	CMPD	*65521	
	ORCC	#%01010000		BLO	SKP13	
	LDU	# P R O D 1	SKP12	ADDD	*15	
BEGIN	CLRA		ISKP13	STD	т3	
	STA	FLAG		SYNC	- 0	
	LDA	SEM	1	STD	T 9	
	5 B E Q	E R D		SYNC	2.0	
START	LDA	æ <u>1</u>		ADDD	P9	
	STA	FLAG		BCS	SKP14	
FRD	LDY	#MCND	1	CMPD	#65521	
	LDX	#MLTFR	1	3L0	SKP15	
	LDA	#1	ISKP14	ADDD	#15	

SKP15	STD	T 7	1	LDA	, X
JR: 15	SYNC		i	L D B	#15
	STD	SAVE		MUL	
	LDD	R7	1	ADDD	1,X
	SUBD	SAVE	1	ADDD	2,5
			1	9CS	SK P 2 4
	BCC	SKP16	1	CMPD	*65521
	ADDD	*65521		BLO	SKP25
SKP16	SYNC				3R-2) #15
*			ISKP24	ADDD	410
	STD	MCND	ISKP25	SYNC	
• •	CLR	9 IJ	1*		·
	CLR	1,U	l.	SYNC	
	LDA	1,X	1	STD	т7
	LDB	1,Y	1	SYNC	
	MUL		1	STD	SAVE
	STO	2,U	1	LDD	R7
	LDA	, X		SUBD	SIA VIE
	LDP	1,Y	1	РСС	SKP26
	MUL		1	ADDD	#65521
	ADDD	1,0	I SKP26	STD	T 3
	STD	1 ,Ú	1	SYNC	
	BCC	SKP18	1	4000	F 9
	INC	, U	1	PCS	SKP28
SKP18	LDA	1,X	1	CMPD	≉65521
••••	LDB	, v	!	8L0	SKDZQ
	MUL		SKP28	ADDD	#15
÷ .	ADDD	1.1	ISKP29	SYNC	
	STD	1,U	1	ADDD	P3
	3 C C	SKP21	i	9 C S	SKP30
	INC	, U	1 .	CMPD	*65521
SKP21	LDA .	, X	i	3L0	SKP31
	LDB	, Y	ISKP30	ADDD	#15
	MUL	, .	SKP31	STD	T13
	ADDD	, U		SYNC	
	STD	, U	i	ADDD	R13
19	910	, 0		RCS	SK 932
-1- -	LDA	1,U	1	CMPD	
	LDB	¥15	1		SKP33
	MUL	** J	SKP32	ADDD	#15
	ADDD	2,U	*		
		- SKP22	ISKP33	STO	SAVE
		≈65521	101100	LDA	FLAG
	BLO	SKP23	· ·	CMPA	≈1
C 4 D 2 2		#15	ł	BEQ	MULT
SKP22	STD	2 • U		CMPA	≈ 2
SKP23	215	290	1	BEQ	CONV
*			1	LDD	SAVE
	LDA	,U	1	STD	RES
	LOX	≈TEMP	1	LBRA	BEGIN
	CLR	, X	I I C D H M		
	CLR	1,X	ICONV		
	CLR	2,X	f f	STD	OUTPUT RECTN
	LDR	#15		LBPA	BEGIN
	MUL		1*	-	
	STD	, X	INULT	TNC	FLAG

.

•.

	LDX	#SAVE	1	MUL	
	LDY	#RES	1	STŊ	, X
LUP15	CLR	9 .U	1	LDA	• X 1
	CLR	1,U	1	LDB	#15
	LDA	1,X	1	MUL	
	LDB	1,Y	1	ADDD	1 y X
	MUL	-) '	1	ADCD	2,0
	STD	2,U	1	BCS	LOPZ?
			1	CMPD	≠65521
	LDA	, X	1	PLO	LOP23
	LDB	1,Y	1		415 .
	MUL		LOP22	ADDD	
	ADDD	1,U	LOP23	STD	T12
	STD	1,U	I	SYNC	•
	500	LOP16	!	LDD	R 9
	INC	, U	1 .	STD	т 7
LUP16	LDA	1,X	1	LDD	013
	LDB	• Y	1	STD	T9 1
	MUL	•	I	SYNC	
	ADDD	1,U	i	LDJ	R 7
			1	STD	SAVE
	STD	1,0	1	SYNC	5
	BCC	LOP19	1	SYNC	
	INC	• U	1		NEXT
L0P19	LDA	, X	1	LBRA	NEXT
	LDB		1*		
	MUL		IMLTER	FDB	45457
	ADDD		MLTRR	FDB	37975
	STD	, U	*		
*			1	DRG	\$0000
	LDA	1,U	MCND	F.D B	0
	LDB		PROD1	сB	0
•	MUL		PRCD2	FCB	0
	ADDD		PROD3	FCB	0
	BCS		PROD4	FCB	0
			TEMP	FCS	0
	CMPD		TEMP1	FCB	0
	BLO			FCB	
LUP20	CCOA		TEMP3		0
LUP21	STD	2 , U	SAVE	FDA	0
2,5			IFLAG	FCE	0
	LDA	, U	IRES	FDB	0
	LDX	#TEMP	**		
	CLR	• • X	1	ORG	\$FFFF
	CLR	1,X	ISTRT	EQU	\$F800
	CLR	2, X	1	END	BEGIN
	LDB	#15	1*		
* **:	nte nie nie nie nie nie.		*********	*****	***********
			SSOR NUMB		*
* *	ماد ماد ماد ماد ماد				************************************
			INPUT	EQU	\$0410
	NAM	68099	•		
OUTPUT	EQU	\$0400	IR14	FQU	\$0412
STATUS	EQU		184	EQU	50414
T14	EQU	\$0403	R 8	EQU	\$0416
Τ4	EQU	\$0405	R17	EQU	¢0418
T 8	EQU	\$0407	ISEM	EQU	\$041A
T17	EQU	\$0409	1*		
	-				

MUL STD

1

Appendix-D

,

•

LDX LDY

#SAVE ≉RES

0-18 ·

EQU

EQU

INPUT

R14

\$0410

50412

2,0	
• X ·	
1,Y	

MUL

STD

1

1

R4 EQU \$0414 I LDA \$X\$ R8 EQU \$0416 LDB 1,Y SEM EQU \$0418 MUL SEM EQU \$041A ADDD 1,U STD 1,U STD 1,U W NC STD 1,U BEGIN CLRA INC ,U BEGIN CLRA NUL NUL START LDA SFR INC U START LDA ST STC 1,U STAR FLAG ISKP19 LDA ,X STA STATUS I DB Y UDA #1 I ADDO ,U SYNC I LDA 1,U <th>R14</th> <th>EQU</th> <th>50412</th> <th>1</th> <th>510</th> <th>2 , U</th>	R14	EQU	50412	1	510	2 , U
R8 EQU \$0416 LD8 1,Y R17 EQU \$0418 MUL SEM EQU \$0418 MUL SEM EQU \$0418 MUL STD 1,U STD 1,U W ORG \$F800 RCC \$STD 1,U W ORG \$F800 STAC \$U \$TC \$U BEGIN CLPA I NUL \$UU \$PR001 UDA \$T START LDA \$T FLAG A0DD 1,U \$U START LDA #1 INC \$U \$R \$Y START LDA #1 ADDD \$UU \$S \$Y STAR FLAG ISKP19 UDA \$X \$Y STA STATUS ISTO \$U \$S \$Y DA #1 ADDD \$U \$S \$Y STA STAUS IS	D.A.	EOU	\$0414	1	LDA	• X ·
R17 EQU \$6418 MUL SEM EQU \$6418 ADDD 1,U SEM EQU \$6418 ADDD 1,U W ORG \$F800 3CC SKP16 NOP INC 1,U 3CC SKP16 NOP INC 1,U 3CC SKP16 DRG *F800 ISKP16 LDA 1,Y BEGIN CLPA INC 1,U STC 1,U BEG FRD ISKP19 INC 1,U BEG STC 1,U START LDA #1 INC 1,U STC 1,U STA FLAG ISKP19 LDA *X FRD LDY #MCND LDB *Y LDX #MLTFR MUL NUL STA STATUS LDA 1,U STA STATUS LDA 1,U NEXT LDY #MCND CMPD SCS				1		
SEM EQU \$641A ADDD 1, U W STD 1, U STD 1, U W DRG \$F800 1 STD 1, U W DRG \$F800 1 STD 1, U W DRG #9001 1 LDA 3, Y BEGIN CLPA 1 MUL	88	ΞQU	\$0416	l		191
SEM EQU \$041A I ADDD I.U W DRG \$F800 I STD 1,U W DRG \$F800 INC ;U DRCC #(01010000) ISKP16 LDA 1,X DRG STA FLAG LDA 1,U BEGIN CLPA NUL NUL STA FLAG ADDD 1,U DA STA FLAG NUL START LDA #1 INC .U BEQ FRD INC .U .U LDA #1 INC .U .V START LDA #1 ADDD .U LDA #1 ADDD .U .U STAR STATUS INPUT MUL .UD STA STATUS IND .SKP20 .UD NEXT LDY #MUTRR .UDA .UDA LDD SAVE	R17	EQU	\$0418		MUL	
# I STD 1,U NOP 3CC SKP16 NOP INC 3CC SKP16 DRCC #%01010000 ISKP16 LDA 1,X DEGIN CLPA MUL MUL START LDA SEG NOP START LDA SEG STC 1,U BEGIN CLPA MUL ADDD 1,U START LDA #1 INC U START LDA #1 INC U START LDA #1 INC U U START LDA #1 ADDD U I STAR STATUS INC U I I STA STATUS INPUT MUL I I NEXT LDY #MCND RCS SKP20 I I I I I I I I I I I			50414	1	ADDO	1.0
DRG SF800 3CC SKP16 NOP INC .U DRCC #X01010000 ISKP16 LDA 1.x DUU #PR001 ISKP16 LDA 1.x BEGIN CLPA MUL MUL STA FLAG ADDD 1.U BEQ FRD STC SKP17 START LDA #1 INC U START DA #1 INC U START STA FLAG ISKP19 LDA ,X START DA #1 INC U U LDA #1 INC U W INC U STA STATUS INPUT MUL INU INU INU INU INU STA STATUS INPUT MUL INU INU </td <td></td> <td>0.00</td> <td>20116</td> <td>4</td> <td></td> <td></td>		0.00	20116	4		
NOP INC .U 0RCC #%01010000 ISKP16 LDA 1,X DUU #PR0D1 LDS Y BEGIN CLRA I NUL STA FLAG I ADDD 1,U DA STA FLAG I NUL STAT FLAG ISKP19 LDA *X FRD LDY #MCND I LDB Y LDA #1 I ADDD ,U STAT FLAG ISKP19 LDA *X FRD LDY #MCND I DD ,U STA STATUS I STD ,U STD SYNC I* LDA #15 I DD 2,U NEXT LDY #MCND MUL 65521 SKP20 ADDD 2,U NEXT LDY #MCND I CLS SKP21 STD 2,U <	*			1		
ORCC #%01010000 ISKP15 LDA 1,x BEGIN CLPA NUL NUL STA FLAG ADDD 1,U LDA SEM STC 1,U BEQ FRD 3CC SKP19 START LDA #1 INC V START LDA #1 INC V START LDA #1 INC V START LDA #1 ADDD V START LDA #1 ADDD V STA FLAG ISKP19 LDA *X FRD LDY #MCND LDS Y UDX #MLTFP MUL STO YU STA STATUS LDA 1,U STO LDD INPUT MUL BRA OVER RLD SKP20 NEXT LDY #MCND ECS SKP20 LDD SKP21 DVR<		DRG	\$F800	1		
ORCC #%01010000 ISKP15 LDA 1,x BEGIN CLPA NUL NUL STA FLAG ADDD 1,U LDA SEM STC 1,U BEQ FRD 3CC SKP19 START LDA #1 INC V START LDA #1 INC V START LDA #1 INC V START LDA #1 ADDD V START LDA #1 ADDD V STA FLAG ISKP19 LDA *X FRD LDY #MCND LDS Y UDX #MLTFP MUL STO YU STA STATUS LDA 1,U STO LDD INPUT MUL BRA OVER RLD SKP20 NEXT LDY #MCND ECS SKP20 LDD SKP21 DVR<		NGP		1	INC	, U
LDU #PRDD1 LD8 Y BEGIN CLRA NUL NUL STA FLAG ADDD 1,U DA STA FLAG ADDD 1,U BEQ FRD STA FLAG NUL START LDA #1 INC NUL START LDA #1 INC NUL START LDA #1 INC NUL START STA FLAG ISKP19 LDA ,X FRD LDY #MCND LDB ,Y NUL STAT STATUS ISTD YU NUL STA STA STATUS ISTD YU NUL STA STA STA STATUS ISTA STA STA STA STA LDA INPUT MUL BADDD 1,U STA STA STA NEXT LDY MCHO RCS SKP20 <td< td=""><td></td><td></td><td>#901010000</td><td>ISKP16</td><td>104</td><td>· ·</td></td<>			#901010000	ISKP16	104	· ·
BEGIN CLPA MUL STA FLAG ADDD 1,U LDA SEM STD 1,U BEGIN STA FLAG STD 1,U STAT LDA #1 INC ,U STAT LDA #1 INC ,U STAT FLAG ISKP19 LDA ,X FRD LDY #MCND LDB ,Y LDA #1 ADDD ,U ,Y STA STATUS STD ,U ,Y LDA #1 ADDD ,U ,Y STA STATUS ISTD ,U ,U STA STATUS LDA 1,U ,U STA STATUS ISTD LDA 1,U STA STATUS ISTD LDA 1,U NEXT LDY #MCND CMPD #65521 LDX #MLTRR ISXP20 ADDD ,U <td></td> <td></td> <td></td> <td>1000120</td> <td></td> <td></td>				1000120		
STA FLAG A0DD 1,U LDA SFM I STC 1,U BEQ FRD I GCC SKP19 START LDA #1 INC ,U START LDA #1 INC ,U STA FLAG ISKP19 LDA ,X FRD LDY #MLTFP MUL .U LDA #1 A0DD .U STA STATUS I STO .U LDA #1 A0DD STA STATUS I STO LDN INPUT MUL NEXT LDY #MCND BCS SKP20 NEXT LDY #MLTRR CMPO NEXT LDY #MLTRR			*PRODI	1		9 1
STA FLAG A0DD 1.U LDA SEM I STD 1.U BEQ FRD ICC SKP19 STAT FLAG ISKP19 LDA ,X FRD LDY #MCND ICB ,Y LDY #MCTP MUL LDB ,Y LDA #1 ICB ,Y LDY #MLTPP MUL LDB ,Y LDA #1 ICDA 1.U J STA STATUS ISTD 1.U J STA STATUS LDB #15 LDD INPUT MUL MUL NEXT LDY #MCND BRA OVER STA STATUS LDA #100 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMDD SKP21 JDD LDD SAVE ISKP21 STD 2,U <	BEGIN	CLRA			MUL	
LDA SEM STD 1,U BEQ FRD 3CC SKP19 START LDA #1 INC ,U STA FLAG ISKP19 LDA ,X FRD LDY #MCND I LDB ,X LDA #1 ADDD ,U LDA #1 IND INUL STA STATUS IND INUL STA STATUS IND MUL BPA DVER INPUT MUL NEXT LDY #MCRD RCS SKP20 NEXT LDY #MCRD RCS SKP21		STA	FLAG	1	ADDD	1,0
BEQ FRD JCC SKP19 START LDA #1 INC ,U STA FLAG ISKP19 LDA ,X FRD LDY #MCND IDB ,Y LDX #MCND MUL IDB ,Y LDA #1 ADDD ,U STA STATUS STD YU STA STATUS LDA 1,U STA STATUS LDB #15 LDN INPUT MUL BPA 0VER NEXT LDY #MCND RCS SKP20 LDX #MLTRR CMPD #65521 SKP21 SYNC ISKP21 STD 2,U DVER STD T14 ISKP21 STD SKP12 CLP ,X				1		
START LDA #1 INC ;U STA FLAG ISKP19 LDA ;X FRD LDY #MCND LDB ;Y LDX #MLTFP MUL	•			1		
STA FLAG [SKP19] LDA ,X FRD LDY #MCND LDB ,Y LDA #MLTFR MUL LDA #1 ADDD ,U STA STATUS STD ,U STA STATUS LDB #1 STA STATUS LDB #15 LDD INPUT MUL BRA OVER NEXT LDY #MCND RCS SKP20 NEXT LDY #MCND RCS SKP20 LDD SAVE SKP20 ADDD #15 SYNC SKP21 STD 2,U DVER STD T14 # # SKP12 SKP12 CLR ,X CMPD #65521 CLR ,X SKP13 STD T4 # BCS SKP13 CLR ,X SKP14 ADDD LD8 #15 SKP13 STD T4 MUL SYNC LD8 #15 <td></td> <td>BEQ</td> <td>FRD</td> <td>1</td> <td></td> <td></td>		BEQ	FRD	1		
STA FLAG [SKP19] LDA ,X FRD LDY #MCND LD3 ,Y LDA #1 ADDD ,U STA STATUS STD ,U STA STATUS STD ,U STA STATUS LDA #1 STA STATUS LDB #15 LDD INPUT MUL U BEA DVER ADDD 2,U NEXT LDY #MCND 8CS SKP20 LDX #MLTRR GMPD #65521 SKP21 SYNC LDD SAVE SKP21 STD VER STN T14 I# Im SYNC LDX #TEMP UDX #TEMP BCS SKP12 CLP ,X Imp GMPD #65521 CLR 1,X BCS SKP13 CLP ,X SKP13 STD T4 MUL SYNC LD8 #15 SUDD K8	START	LDA	≈ 1	1 · · · ·	INC	, U
FRD LDY #MCND LD3 ,Y LDX #MLTFP MUL ADDD ,U STA STATUS STD ,U STA STATUS STD ,U STA STATUS LD3 #15 LDD INPUT MUL BBPA OVER NEXT LDY #MCND RCS SKP20 LDX #MLTRR CMPD #65521 SYNC ISKP20 ADDD #15 LDD SAVE ISKP20 ADDD VER ADDD RCS SKP21 DVER SAVE ISKP20 ADDD SYNC ISKP21 STD 2,U OVER STD T14 # BCS SKP12 ICLP ,X GMPD #65521 ICLP ,X SKP13 STD T4 MUL SYNC ICLP ICLP ,X STD T8 ICLP ,X SYNC ICLP ICLP ADDD <td>01770</td> <td></td> <td></td> <td></td> <td></td> <td>• X</td>	01770					• X
N.D LDX #MLTFR MUL LDA #1 ADDD ,U STA STATUS STD ,U STA STATUS I* CLRA IDA 1,U STA STATUS IDB *15 IDB *15 LDD INPUT MUL BRA DVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR CMPD #65521 SYNC IDD SKP20 ADDD #15 VER STN T14 * SYNC IDD SKP21 STD 2,U OVER STD T14 * * SYNC IDD SKP12 CLR ,V ADDD R14 IDD SKP13 ICLR SKP12 STD T4 STD ,X SKP13 STD T4 MUL SYNC IDD STD ,X SYNC IDD STD ,X SYNC IDD STD ,X SYNC IDD STD ,X SYNC IDD STD ,Y <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
LDA #1 ADDD ,U STA STATUS STD ,U STA STATUS STD ,U STA STATUS LDA 1,U STA STATUS LDB #15 LDD INPUT MUL BPA DVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 LDD SAVE ISKP20 ADDD VRC I LDA ,U DVER STD T14 # SYNC I LDA ,U ADDD R14 I LDX #TEMP BCS SKP13 I CLR 1,X BLO SKP13 I CLR 2,X SKP12 ADDU #15 I LDB #15 SKP13 STD T4 I MUL X <td< td=""><td>FRD</td><td></td><td></td><td>1</td><td></td><td>, '</td></td<>	FRD			1		, '
STA STATUS STD U SYNC I* LDA 1,U STA STATUS LDA 1,U STA STATUS LDA 1,U STA STATUS LDB #15 LDD INPUT MUL BRA DVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR CMPD #65521 SYNC I SKP21 STD LDD SAVE SKP21 STD 2,U DVER STD T14 I* ISKP21 STD 2,U SVNC I LDA ,U ADDD #15 ISKP13 ICLR 1,X SKP12 ADDD #15 ISTD X ISKP14 ISSTD X SKP13 ICLR ISTD X ISSTD X ISSTD X SKP13 STD T4 IDB		LDX	#MLTFR	1	MUL	
STA STATUS I STD ,U SYNC I* LDA 1,U STA STATUS I LDB 1,U STA STATUS I LDB 15 LDD INPUT MUL BRA DVER I ADDD 2,U NEXT LDY *MCND 8CS SKP20 LDX #MLTRR I CMPD #65521 LDD SAVE ISKP20 ADDD #15 SYNC I LDA ,U DVER STD T14 * SYNC I LDA ,U ADDD R14 I LDA ,U BCS SKP12 I CLP ,X CMPD *65521 I CLP ,X SKP12 ADDD #15 I LDB #15 SKP13 STD T4 I MUL I SYNC SYNC I LDB #15 SUDD 1,X ADDD		LDA	#1	1	ADDD	• U
SYNC * CLRA LDA 1,U STA STATUS LDB #15 LDD INPUT MUL BEA DVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 SYNC SKP20 ADDD #15 SYNC SKP20 ADDD #15 WC LDD SAVE SKP20 ADDD DVER STD T14 # # SYNC I LDA ,U ADDD R14 I LDX #TEMP BCS SKP12 CLP ,X CMPD SKP13 STD T4 I DD SKP13 STD T4 MUL # SYNC I DB #15 STD SKP14 ADDD #65521 ADDD #15 SKP14 ADDD #65521 ADDD #15 SKP14 STD T17				i	STO	• ! !
CLRA LDA 1,U STA STATUS LDB #15 LDD INPUT MUL BEA DVER ADDD 2,U NEXT LDY #MCND RCS SKP20 LDX #MLTRR CMPD #65521 SYNC SKP20 ADDD #15 LDD SAVE SKP20 ADDD #15 SYNC I LDA .U DVER STD T14 Image: CLR .U SYNC I LDA .U .U ADDD R14 Image: CLR .U ADDD R14 Image: CLR .U ADDD R14 Image: CLR SKP12 ADDD #15 Image: CLR SKP12 ADDD #15 Image: CLR SKP13 STD T4 Image: CLR SYNC Image: CLR STD SUDD R8 Image: C			51A103	1.3.	0,0	, .
STA STATUS LDB #15 LDD INPUT MUL BPA OVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 SYNC LDD SAVE SKP20 LDD SAVE SKP20 ADDD #15 SVNC LDD SAVE SKP21 STD 2,U DVER STD T14 # # # # ADDD R14 LDA ,U #				1.00		
LDD INPUT MUL BRA OVER ADDD 2;U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 SYNC LDD SAVE SKP20 ADDD #15 W SYNC I LDA ;U U OVER STD T14 # W SYNC I LDA ;U ADDD R14 LDX #TEMP BCS SKP12 CLP ;X CMPD #65521 I CLR ;X SKP12 ADDD #15 I LDB #15 SKP13 STD T4 I MUL SYNC SYNC I LDA ;X SUBD R8 I MUL SYNC I LDB #15 SKP14 SYNC I LDA ;X I GLO SKP22		CLRA		1	LDA	
LDD INPUT MUL BEA OVER ADDD 2,U NEXT LDY *MCND RCS SKP20 LDX #MLTRR CMPD %CS SKP20 LDD SAVE ISKP20 ADDD %CS VER IDV SKP20 ADDD %CS VER STNC ISKP20 ADDD %CS OVER STD T14 I* IDA ,U ADDD R14 IDA ,U ADDA *TEMP BCS SKP12 ICLR ,X ICLR ;X CMPD *65521 ICLR ;X IDB *15 SKP12 ADDD \$15 IDB IDB *15 SKP13 STD T4 IDB *15 STD ;X SYNC IDB STD ;X IDD ;X STD ;X SKP14 STD T17 GCS SKP23		STA	STATUS	1	LDB	≈15
BPA DVER ADDD 2,U NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 SYNC BLD SKP20 ADDD #15 LDD SAVE ISKP20 ADDD #15 W STD T14 Image: StD 2,U DVER STD T14 Image: StD 2,U ADDD R14 Image: StD LDA ,U ADDD R14 Image: StD CLP ,X BLO SKP12 CLP CLP ,X CMPD #65521 Image: StD FEMP SKP13 STD T4 Image: StD ,X SKP13 STD T4 Image: StD ,X STD T8 Image: StD ,X StNC Image: StD X Image: StD ,X StNC Image: StD T17 Image: StD ,X StNC Image: StD StNC Image: StD StD StNC Image: St				1	MUT	· ·
NEXT LDY #MCND BCS SKP20 LDX #MLTRR GMPD #65521 SYNC BLD SKP20 A0DD #15 LDD SAVE ISKP20 A0DD #15 W SYNC I LDA ,U DVER STD T14 I* I LDA ,U ADDD R14 I LDA ,U I IDA ,U ADDD R14 I LDX #TEMP ISKP21 STD Z,U SKP12 CMPD #65521 I CLR 1,X BLO SKP13 I CLR 2,X SKP12 ADDD #15 I LDB #15 SKP13 STD T4 I MUL STD ,X SYNC I LDB #15 I DDA ,Y SKP13 STD T4 I MUL I STD ,X SVNC SVDD R8 I MUL I				1 .		2.11
LDX #MLTRR CMPD #65521 LDD SAVE SKP20 ADDD #15 SYNC I LDA ,U DVER STD T14 Image: Component of the synce of				1		
SYNC SKP20 ADDD % DVER STD T14 SKP21 STD 2,U ADDD R14 LDA ,U ADD #TEMP BCS SKP12 CLP ,X CLP ,X SKP12 ADDD #65521 CLR 1,X StD StD StD StD StD X SKP12 ADDD #15 LDA ,V StD X StD StD StD StD X SKP13 STD T4 I MUL StD X StD X StD X StD X X StD X X StD X X X StD X X StD StD	NEXT	LDY	≈MCND	1		
SYNC SLD SLD SKP21 LDD SAVE ISKP20 A0DD #15 W STD T14 Image: StD 2,U DVER STD T14 Image: StD 2,U ADDD R14 Image: StD U JU ADDD R14 Image: StD Image: StD JU BCS SKP12 Image: StD Image: StD Image: StD JU SKP12 StD StD Image: StD		LDX	#MLTRR	1	CMPD	¥65521
LDD SAVE ISKP20 ADDD #15 W STD T14 I# I LDA JU OVER STD T14 I# IDA JU ADDD R14 I LDA JU ADDD R14 I LDX #TEMP BCS SKP12 I CLP ,X CMPD #65521 I CLR 1,X BLO SKP13 I CLP ,X SKP12 ADDU #15 I LDB #15 SKP13 STD T4 I MUL ,X SKP13 STD T4 I MUL ,X SYNC I LDB #15 IUB ,X SYNC I LDB #15 IUB ,X SYNC I LDB #15 IUB ,X SKP14 ADDD #0000 1,X ADDD <td< td=""><td>i -</td><td></td><td></td><td></td><td>SLD</td><td>SKP21</td></td<>	i -				SLD	SKP21
** ISKP21 STD 2,U OVER STD T14 I* LDA ,U ADDD R14 LDA ,U ADDD R14 LDX #TEMP BCS SKP12 CLP ,X CMPD #65521 I CLR ,X BLD SKP13 I CLR 2,X SKP13 STD T4 I MUL SYNC I STD ,X STD T4 I MUL SYNC I STD ,X STD T8 I LDA ,X SYNC I STD ,X SUBD R8 I MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STN I CMPD 465521 SKP14 STN I CMPD 465521 SYNC I SKP22 ADDD 115 SYNC I			C A V E	154320		
OVER STD T14 * ADDD R14 LDA ,U ADDD R14 LDX #TEMP BCS SKP12 CLP ,X CMPD #65521 CLR 1,X BLO SKP13 CLR 2,X SKP12 ADDU #15 LDB #15 SKP13 STD T4 MUL STO ,X SYNC STD T4 MUL STO ,X SYNC STD T8 LDA ,X SYNC LDB #15 STD ,X SUBD R8 MUL SC SKP22 SKP14 ADDD 40DD 1,X ADDD 2,U SKP14 STD T17 BCS SKP22 W SYNC I CMPD #65521 SKP23 SYNC SKP23 SYNC I SKP23 SYNC SKP23 SYNC SKP23 SYNC STD MCND ISKP23 SYNC SKP23 <t< td=""><td></td><td>LUU</td><td>-</td><td></td><td></td><td></td></t<>		LUU	-			
SYNC LDA ,U ADDD R14 LDX #TEMP BCS SKP12 CLP ,X CMPD #65521 CLR 1,X BLO SKP13 CLR 2,X SKP12 ADDU #15 LDB #15 SKP13 STD T4 MUL STD ,X SYNC STD T4 MUL STD ,X SYNC STD T8 LDA ,X SYNC LDB #15 STD ,X SYNC LDB #15 STD ,X SYNC LDA ,X LOB #15 SUBD R8 MUL SC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP22 SKP23 SKP23 SYNC STD SKP23 SYNC SKP23 SYNC SKP23 SYNC STD MCND SKP23 SYNC SKP23 SYNC SKP23 STD MCND SKP23	*			[SKP21	510	2,0
SYNC I LDA .U ADDD R14 I LDX #TEMP BCS SKP12 CLP ,X CMPD #65521 I CLR 1,X BLO SKP13 I CLP ,X SKP12 ADDD #15 I DB #15 SKP13 STD T4 MUL STD ,X SKP13 STD T4 MUL STD ,X SKP13 STD T4 MUL STD ,X SKP13 STD T4 I MUL SYNC I DD4 ,X STD T8 I MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I SKP23 SYNC SKP23 SYNC I SKP23 SYNC SKP23 SYNC I SKP23 SYNC SKP23	OVER	STD .	T14	*		
ADDD R14 LDX #TEMP BCS SKP12 CLR ,X CMPD #65521 CLR 1,X BLD SKP13 CLR 2,X SKP12 ADDD #15 LDB #15 SKP13 STD T4 MUL STD ,X SKP13 STD T4 MUL ,X STD ,X SYNC STD T8 LDA ,X STD ,X SUBD R8 MUL ADDD 1,X ADDD 2,U SKP14 STD T17 BCS SKP22 SKP23 \$YNC SYNC SKP23 SYNC SKP23 SYNC \$STD MCND ISKP23 SYNC SYNC SKP23 SYNC STD MCND </td <td></td> <td></td> <td></td> <td>1</td> <td>LDA</td> <td>• U</td>				1	LDA	• U
BCS SKP12 CLP, ,X CMPD #65521 CLR 1,X BLD SKP13 CLR 2,X SKP12 ADDU #15 LDB #15 SKP13 STD T4 MUL STD ,X SKP13 STD T4 MUL STD ,X SKP13 STD T4 MUL STD ,X SKP13 STD T4 LDB #15 SKP13 STD T4 LDA ,X STD T8 LDB #15 SUBD R8 MUL SUBD 1,X ADDD #65521 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC SYNC SKP23 SYNC SKP23 * STD MCND ISKP23 SYNC CLP JU IS SYNC SYNC LDA J,X ADDD P17 LDA <t< td=""><td></td><td></td><td>D 1 /</td><td>1</td><td></td><td></td></t<>			D 1 /	1		
CMPD #65521 CLR 1,X BLD SKP13 CLR 2,X SKP12 ADDD #15 LDB #15 SKP13 STD T4 MUL				1		
BLO SKP13 CLR 2,X SKP12 ADDD #15 LDB #15 SKP13 STD T4 MUL MUL SYNC I STD ,X STD T8 LDB #15 SUBD R8 I MUL BCC SKP14 ADDD ,X BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I SKP23 SKP23 % STD MCND ISKP23 SYNC CLP I I SYNC I LDA I X ADDD P17 LDA I ADDD P17		BCS	SKP12	1		
SKP12 ADDD #15 LDB #15 SKP13 STD T4 MUL SYNC STD ,X STD T8 LDB #15 SUBD R8 MUL ,X SUBD R8 MUL		СМРД	≉65521	1	<u>r</u> l r	1 , X
SKP12 ADDD #15 LDB #15 SKP13 STD T4 MUL SYNC STD ,X STD T8 LDB #15 SUBD R8 MUL ,X SUBD R8 MUL		81.0	SKP13	1	CLR	2,X
SKP12 STD T4 MUL SKP13 STD T4 STD ,X STD T8 LDA ,X STD T8 LDA ,X SYNC LDB #15 SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 BLC SKP23 X* SYNC I SKP23 SYNC I SKP23 X* STD MCND ISKP23 SYNC I SYNC CLP I,U I* SYNC I SYNC I CLP I,U I* SYNC I SYNC I SYNC CLP I,U I* ADDD P17 I ADDD P17	C × D 1 2			1		#15
SYNC STD ,X STD T8 LDA ,X SYNC LDB #15 SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I SKP22 SKP22 SYNC I SKP23 SKP23 % STD MCND ISKP23 SYNC CLP JU I* SYNC I LDA J,X I ADDD P17				1		
STD T8 LDA ,X SYNC LDB #15 SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I SKP23 SKP23 % STD MCND ISKP23 SYNC STD MCND ISKP23 SYNC ISKP23 % STD MCND ISKP23 SYNC LDA 1,1 I SYNC ISKP23	SKP13		14	1		
SYNC LDB #15 SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLO SKP23 SYNC I SKP23 SYNC STD MCND ISKP23 SYNC CLP ,U I* SYNC CLP ,U I* SYNC LDA 1,X ADDD P17		SYNC		1	510	• X
SYNC LDB #15 SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLG SKP23 SYNC I SKP23 SKP23 X STD MCND ISKP23 SYNC CLP JU IS SYNC I LDA J,X ADDD P17		STD	ТВ	1	LDA	, X
SUBD R8 MUL BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLG SKP23 SYNC I SKP23 SYNC STD MCND ISKP23 SYNC CLP JU IS SYNC LDA I,X ADDD P17				1	108	#15
BCC SKP14 ADDD 1,X ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLC SKP22 SYNC I SKP23 SKP23 * ISKP22 ADDD 715 STD MCND ISKP23 SYNC CLP JU I* SYNC LDA I,X ADDD P17			a. D	1		
ADDD #65521 ADDD 2,U SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLO SKP22 SYNC I SKP23 ISKP23 % ISKP22 ADDD #15 STD MCND ISKP23 SYNC CLP JU I% SYNC LDA I,X ADDD P17				1		
SKP14 STD T17 BCS SKP22 SYNC I CMPD #65521 SYNC I BLO SKP23 * ISKP22 ADDD #15 STD MCND ISKP23 SYNC CLP +U I* SYNC LDA 1,X I ADDD		300	SKP14	1	4 D D D	
SKP14 STD T17 I BCS SKP22 SYNC I CMPD #65521 SYNC I BLO SKP23 * ISKP22 ADDD 715 STD MCND ISKP23 SYNC CLP +U I* SYNC LDA 1,X I ADDD		αοοο	#65521	1	ADDD	2,U
SYNC CMPD #65521 SYNC 9L0 SKP23 * ISKP22 ADDD *15 STD MCND ISKP23 SYNC CLP +U 1* CLP 1+U SYNC LDA 1,X ADDD P17	C + D1 /			Ì	BES	SKP22
SYNC I BLO SKP23 * ISKP22 ADDD #15 STD MCND ISKP23 SYNC CLP JU I# SYNC LDA I,X I ADDD P17	SKLT4			4		
** ISKP22 ADDD *15 STD MCND ISKP23 SYNC CLP JU I* SYNC LDA I,X I ADDD P17				1		
STD MCND ISKP23 SYNC CLP -U IV CLP 1.U I SYNC LDA 1.X I ADDD P17		SYNC		1	8L0	
STDMCNDISKP23SYNCCLP+UI*CLP1,UILDA1,XIADDDP17	*			SKP22	CCCA	*15
CLP 1.U 18 CLP 1.U 1 SYNC LDA 1.X 1 ADDD P17	•	c T D	MCND	-		
CLP 1.11 SYNC LDA 1.X ADDD P17					ما ۲۰ و م	
LDA 1,X ADDD P17				1-75	.	•
LDA 1,X ADDD P17		CLP	1,1	1	SANC	
				1	A D D D	P17
LUD 197 : CO DAVEY				1		
		LUB	1 9 ¹	÷		د که دوني د

0-19

S K P 2 4 S K P 2 5	BLD ADDU SYNC STD SYNC STD LDD SUBD	SAVE SKP26	LOP16 	LDA LDB MUL ADDD STD BCC INC LDA LDB MUL ACDD	1,X ,Y 1,U 1,U LOP19 ,U ,Y ,Y
SK F 2 6	S Y N C A D D D B C S	R4 SKP28 #65521	** 	STD LDA LDB MUL	
SKP28 SKP29 SKP30	A D D D S T D S Y N C A D D D B C S	*15 T14 R14 SKP30 #65521 SKP31	 LDP20 LDP21 *		LOP20 #65521 LOP21
SKP31 CUNV	STD LDA CMPA BEQ CMPA BEQ LDD STD LBRA LDD	SAVE FLAG #1 MULT #2 CONV SAVE RES BEGIN SAVE		L D X CL P CL R L D B M U L S T D L D A L D B M U L A D D D	<pre>#TEMP ,X 1,X 2,Y #15 ,X ;Y =15 1,X</pre>
* MULT	STD LERA INC LDX LDY	DUTPUT BEGIN FLAG #SAVE #RES	LOP22 LOP23	ADDD RCS CMPD BLD ADDD STD SYNC	
LOP15	CLR CLR LDA LDB MUL STD LDB MUL ADDD STD BCC INC	,U 1,U 1,X 1,Y 2,U ,X 1,Y 1,U 1,U 1,U LOP16 ,U	 	STRC SYNC LDD STD SYNC LDD STD SYNC LBPA FDB	R17 T14 R8 T17 R14 SAVE NEXT 25311
	2.10	, -			

D-20

MLTRR	FDB	24521	TEMP1	FCB	0
MLEKK X	гур		TEMP3	FCB	0
<i></i>	ORG		ISAVE	FDB	0
MCND	FDB		IFLAG	FCB	0
PROD1	FCB	•	RES	FDB	0
PROD2	FCB	•	1 *		
PK002	FCB	0	f	ORG	\$FFFE
PKOD4	FCB		ISTRT	EQU	< F 800
TEMP	FCB	0	1	END	PEGIN
* **	en en en en en en en en en en en en en e		ಭಂಗರ ಸಂಸಂಸಂಸಂಸಂಸಂಸಂಸಂ		***********
* *		PRCCE	SSOR NUMB	ER 10	
* ***		*****	*******	*****	*************
	NAM	680910	1	CMPD	#65521
OUTPUT	EQU	\$0400	1	8L0	SKP13
STATUS	EQU	\$0402	ISKP12	ADDD	#15
T15	EQU	\$0403	ISKP13	STD	т5
Т5	EQU	\$0405	1	SYNC	
T7 -	EQU	\$0407	ł	STD	Т7
T17	EQU	\$0409	1	SYNC	
INPUT	EQU	\$0410	1	STD	SAVE
R15	EQU	\$0412	1	LDD	R 7
R 5	EQU	\$0414	1	SUBD	SAVE
R7	EQU	\$0416	1	BCC	ŚKP14
R17	EQU	\$0418	!	ADDD	*65521
SEM	EQU	\$041A	SKP14	STD	T17
*	-		1	SYNC	
	ORG	\$F800	1	SYNC	
	NOP -		*		
	ORCC	#%01010000	1	STD	MCND
	LDU	#PR001	1	CLR	, U
BEGIN	CLRA		}	CLR	1,U .
	STA	FLAG	!	LDA	1 , X
	LDA	SEM	l	LDB	1,Y
	8 E Q	FRD	1	MUL	
START	LDA	#1	1	STD	2,U
	STA	FLAG	1	LDA	• X
FRD .	LDY	#MCND	1	LDB	1,Y
,	LDX	MLTFR	1	MUL	
	LDA	#1	1	0 0 C A	1,U
	STA	STATUS	1	CT2	1,U
	SYNC		!	8 C C	SKP16
	CLRA		1	INC	, • U
	STA	STATUS	SKP16	LDA	1,X
	LDD	INPUT		LDS	, Y
	BRA	OVER	1	MUL	
NEXT	LDY	#MCND	1	4 D D D	1,U
	LDX	MLTRR	1	STD	1,J
	SYNC		1	9 C C	SKP19
	LDD	SAVE	1	INC	, U
2,4			ISKP19	LDA	• X ·
OVER	STD	T15	ſ	LDª	, Y
	SYNC		t	MUL	
	ADDD	P15	l	COCA	,U ·
	BCS	SKP12	1	STD	• U

••••

꺓

::

*

ISKP30 ADDD #15 1,U * LDA SAVE STD | SKP31 LDP #15 LDA FLAG MUL E CMPA ∉1 ADDD 2,U sеq MULT BCS SKP20 CMPA **a** 2 CMPD \$65521 1 CONV ВЕQ SKP21 SLO LDD SAVE ADDU #15 SKP20 ł RES STO STO 2,0 SKP21 LBRA SEGIN ICONV. LDD SAVE **,**U LDA STD GUTPUT LBPA BEGIN LDX #TEMP CLR **,** X 1 1* CLR **1**,X INC FLAG LDX #SAVE MULT CLR 2,X #15 LDX LD8 LDY #RES MUL CLR , U **,** X LOP15 ST0 CLR 1,1 **,** X LDA 1 1, X LÜA #15 LDB L05 1,Y MUL MUL ADDD 1,X 2,0 STD 2,0 ADDD **,** X LDA SKP22 BCS LDP 1,Y CMPD #65521 MUL BLD SKP23 ADDD 1,0 ADDD ≈15 SKP22 STD 1,0 8 C C LOP16 SYNC SKP23 INC ·, U SYNC 1, 4 LOP16 LDA SUBD 817 • Y . SKP24 LDB BCC MUL 4000 #65521 ADDD 1,U SKP24 SYNC 1,U STD STD <u>7</u>7 L0919 900 SYNC INC **,**U SAVE STD [L0219 LDA **,** X LDD R 7 LDB • Y SU3D SAVE SKP26 MUL BCC 4000 **,**U #65521 ADDD 1 STN **,**U SKP26 SYNC 1 | * ADDD R 5 1,01 SKP28 LDA BCS LDS **#1**5 CMPD #65521 MUL SLO SKP29 1 ADDD 2,U SKP28 ADDD #15 CS LOP2C SKP29 STD T15 CMPD #65521 SYNC L0P21 4LC R15 -GCCA ILDP20 ADDD #15 8-C S SKP30 LOP21 STD 2,0 CMPD ≈65521

| *

0-22

SKP31

BLU

	LDA	, U	1	STD	SAVE
	LOX	⊁TEMP	ł	LBRA	NEXT
	CLR	, X	×		
	CLR	1,X -	MLTER	FDS	36217
	CLR	2 , X	IMLTRR	503	28122
	LDB	#15	*		
	MUL		1	O R G	\$0000
	STO	, X	IMCND -	C D B	0
	LDA	, X	PR001	ECP	0
	LDB	*15	1PR002	FCB	0
	MUL		P P O D 3	FCB	0
	ADDD	1,X	PP004	FCB	C
	ADDD	2,U	TEMP	FCB	0
	BCS	LOP22	TEMP1	ECB	0
	CMPD	\$65521	TEMP3	FCB	0
	BLO	LOP23	SAVE	FDB	Û.
LUP22	ADDD	*15	FLAG	FCS	0
LUP23	STD	T17	RES	FDB	0
	SYNC		1 *	· · ·	
	SYNC		ł	DRG	SFFFE
	SYNC	·	ISTRT	EQU	\$F800
	SYNC		10111	END	BEGIN
	LDD	R17	*		
ماه ماه	ایا این سا مرد باد برای برای برای برای			e de de de de de de de	*************
	*****		ESSOR NUME		*
* *	ata sia sia sia sia sia	لی F N U C ماه ماه ماه ماه ماه ماه ماه ماه ماه ماه	en el en el en el en el en el en el en el en el en el en el en el en el en el en el en el en el en el en el en El en el e		****
** **			na na na na na na na na na na na na	BRA	OVEP
	NAM	680911	INEXT .	LDY	#MCND
OUTPUT	EQU	\$0400	1000	LDX	#14LTRR
STATUS	EQU	30402	1	SYNC	
Τ6	EQU	\$0403	1		S Δ V Ε
T12	EQU	\$0405	l l	L 90	2.4 4.1
INPUT	EQU	\$0410	*	C T D	T /
Ró	EQU	\$0412	OVER	STD	Τ6 .
R12	EQU	\$0414	1	SYNC	
SEM	ΕQU	30416	1	STD	SAVE
*			1	LDD	RÓ
	ORG	\$F800 ·	I	SUBD	SAVE
	NOP			BCC	SKP12
	ORCC	#%01010000	1	ADDD	¥65521
	LDU	≠PROD1	SKP12	SYNC	
BEGIN	CLRA		1	SYNC	
	STA	FLAG	1	SYNC	
	LDA	SEM	1	SYNC	
	BEQ	FRD	1	ADDD	P12
START	LDA	#1	1	BCS	SKP14
C PART	STA	FLAG	1	СМРЭ	#65521
FRD	LDY	≠MCND	1	PLC	SKP15
I N L/	LDX	#MLTFR	SKP14	ADDD	≠15
	LDA	⊭1	*		
	STA	STATUS	SKP15	STD	MCND
		STAIDS	1	CLR	• U
	SYNC		1	CLR	1,U
	CLRA	C T A T U C	1	LDA	1,0 1,X
	STA	STATUS	1		
	LDD	INPUT	1	LDB	1,Y

SYNC MUL I SYNC STD 2,0 STD Τ6 LDA **,**X SYNC LDB 1,Y SAVE STD MUL LDD R 6 ADDD 1,U SAVE SUBD STD 1.0 SKP24 SCC SKP16 BCC ADDD #65521 **,**U INC * SKP16 LDA 1,X ISKP24 STD SAVE LDB • Y LDA FLAG MUL Ł CMPA ¥1 ADDD 1,U MULT 8 E Q STD 1,0 CMPA *****2 SKP19 BCC 1 CONV BEQ INC , U 1 SAVE **,** X LDD LDA SKP19 STD RES LDS **,** Y BEGIN LBRA MUL SAVE , U ICONV LDD ADDD STD OUTPUT STD **,**U t LSRA SEGIN ** 1 ** LDA 1,U INC FLAG \$15 IMULT LDB **#SAVE** LDX MUL ŧ #RES LDY GOCA 2,U I. LOP15 CLR **,** U 3 C S SKP20 CLR 1,U CMPD *65521 ł LDA . 1,× SKP21 BLO ł LD3 1,Y #15 SKP20 ADDD MUL STD 2,0 SKP21 STD 2,0 * LDA **,** X LDA **,**U LD8 1,Y #TEMP LDX CLR **,** X MUL ADDD 1,U CLR **1**,X 1 STD 1,U CLP 2,X LOP16 8 C C LDB *15 • U ∘ INC MUL |LOP16 LDA 1,X **,** X STD , Y LDB **,** X LDA MUL #15 LD8 ADDD 1,0 MUL STD 1,U ADDD 1,X LOP19 BCC ADDD 2,U INC • U 5 C S SKP22 **,** X LOP19 LDA CMPD #65521 LDB **,** Y SKP23 SLO. ١ MUL *15 SKP22 A D D D ADDD **,**U SKP23 SYNC L STD , IJ 1 2 1* T12 STD LDA 1,U SYNC ł

1

108

#15

SYNC

	MUL			LDD	R 6
	ADDD	2 , U	1	STD	SAVE
	BCS	LOP20	. 1	SYNC	
	CMPD	#65521	1	SYNC	
	BLO	LOP21	Ì	SYNC	
10000	ADDD	#15	1	LBRA	NEXT
LUP20			1	LUNA	
Ļ0P21	STD	2 , U	*	5 00	1 (0 0 7
2,5			IMLTER	FDB	16087
	LDA	, U	MLTRR	FDB	29504
	LDX	#TEMP	*		
	CLR	• X	1	DRG	\$0000
	CLR	1,X	MCND	FDB	0
	CLR	2,X	PROD1	FCB	0
	LDB	\$15	PROD2	FC8	0
r	MUL		PROD3	FCB	0
	STD	*	PROD4	FCB	0
		, X	TEMP	FCB	ŏ
	LDA	• X	-	FC8	ŏ
	LDB	#15	TEMP1		
	MUL		TEMP3	FCB	0
	ADDD	1 ,X	ISAVE	FDB	0
	ADDD	2 ,U	FLAG	FCB	()
	BCS	LOP22	RES	FDB	0
	CMPD	#65521	*		
	8L0	LOP23	1	ORG	\$FFFE
LUP22	ADDD	#1 5	ISTRT	EQU	\$F300
LUP23	STD	Тб	1	END	BEGIN .
	SYNC		*		
	S Y N C	****	•	*****	*****
* *		******	•		***************************************
* *:	*****	PROCE	SSDR NUMB	ER 12	*
* *:	** ** ** ** ** ** **	PROCE ******	********** SSDR NUMB ******	ER 12 *****	* ************************************
* * * * * *	******* ******* N A M	PROCE ************************************	SSDR NUMB	ER 12 ****** LDY	* ************************************
* * * * * *:	******* ******* N A M E Q U	PROCE ************************************	********** SSDR NUMB ******	ER 12 ***** LDY LDX	* ****************************** #MCND #MLTFR
* * * * OUTPUT STATUS	******* ****** NAM EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ****** LDY LDX LDA	* **************************** #MCND #MLTFR #1
* * * * OUTPUT STATUS T7	******* ****** NAM EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ****** LDY LDX LDA STA	* ****************************** #MCND #MLTFR
* * * * OUTPUT STATUS T7 T15	******* NAM EQU EQU EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ****** LDY LDX LDA STA SYNC	* **************************** #MCND #MLTFR #1
* * * * OUTPUT STATUS T7 T15 T13	****** NAM EQU EQU EQU EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ****** LDY LDX LDA STA SYNC CLRA	* ************************** #MCND #MLTFR #1 STATUS
* * * * DUTPUT STATUS T7 T15 T13 T11	****** NAM EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA	* ************************ #MCND #MLTFR #1 STATUS STATUS
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD	* ************************ #MCND #MLTFR #1 STATUS STATUS INPUT
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA	* ********************** #MCND #MLTFR #1 STATUS STATUS INPUT UVER
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	********** SSDR NUMB ******	ER 12 ****** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY	* ************************ #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND
* *: * *: DUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX	* ********************** #MCND #MLTFR #1 STATUS STATUS INPUT UVER
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ****** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC	* *********************** #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND #MLTRR
* *: * *: OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX	* ************************ #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ****** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC	* *********************** #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND #MLTRR
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ******** FRD 	ER 12 ****** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC	* *********************** #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND #MLTRR
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD	* ********************** #MCND #MLTFR #1 STATUS INPUT UVER #MCND #MLTRR SAVE
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD STD	* ********************** #MCND #MLTFR #1 STATUS INPUT UVER #MCND #MLTRR SAVE
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD STD SYNC	* *********************** #MCND #MLTFR #1 STATUS STATUS INPUT OVER #MCND #MLTRR SAVE T7
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM *	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD STD SYNC STD LDD	* ********************* #MCND #MLTFR #1 STATUS INPUT OVER #MCND #MLTRR SAVE T7 SAVE R7
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM	******* NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD STD SYNC STD SUBD	* ********************* #MCND #MLTFR #1 STATUS INPUT UVER #MCND #MLTRR SAVE T7 SAVE R7 SAVE
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM *	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD STD SYNC STD LDD SUBD BCC	* ********************* #MCND #MLTFR #1 STATUS INPUT OVER #MCND #MLTRR SAVE T7 SAVE R7 SAVE SKP12
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM *	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA STA STA LDD BRA LDY LDX SYNC LDD STD SYNC STD SUBD BCC ADDD	* ********************* #MCND #MLTFR #1 STATUS INPUT UVER #MCND #MLTRR SAVE T7 SAVE R7 SAVE
* *: * *: DUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM * BEGIN	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA STA SYNC CLRA STA LDD BRA LDY LDX SYNC LDD SYNC STD SYNC STD SYNC STD SYNC STD SYNC STD SYNC	* *********************** #MCND #MLTFR #1 STATUS INPUT OVER #MCND #MLTRR SAVE T7 SAVE R7 SAVE R7 SAVE SAVE R7 SAVE SAVE R7 SAVE SAVE R7 SAVE SAVE R7 SAVE SAVE R7 SAVE SAVE SAVE SAVE SAVE SAVE SAVE SAVE
* * * * OUTPUT STATUS T7 T15 T13 T11 INPUT R7 R15 R13 R11 SEM *	****** NAM EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	PROCE ************************************	******** SSDR NUMB ********* FRD 	ER 12 ***** LDY LDX LDA STA STA STA LDD BRA LDY LDX SYNC LDD STD SYNC STD SUBD BCC ADDD	* ********************* #MCND #MLTFR #1 STATUS INPUT OVER #MCND #MLTRR SAVE T7 SAVE R7 SAVE SKP12

,

FRD	LDY	#MCND	1	LDB	, Y
	LDX	#MLTER	1	MUL	
	LDA	#1		ADDD	1,U
	STA	STATUS	· •	STD	1,0
	SYNC	3 . A / 0 3		BCC	SKP21
			1	INC	, U
	CLRA	C T A T U C	1		, X
	STA	STATUS	SKP21	LDA	
	LDD	INPUT		LDB	, Y
	BRA	DVER	1	MUL	
NEXT	LDY	#MCND		ADDD	• U
	LDX	#MLTRR	1	STD	, U
	SYNC		*		
	LDD	SAVE	1	LDA	1,U
*			1	LDB	#15
OVER	STD	T 7	1	MUL	
Q Y L K	SYNC	. ,	i	ADDD	2,0
	STD	SAVE	1	BCS	SKP22
		R7	1	CMPD	≠65521
	LDD		1	BLO	SKP23
	SUBD	SAVE		ADDD	¥15
	BCC	SKP12	ISKP22		
	ADDD	≭65521	ISKP23	STD	2,U
SKP12	SYNC		*		
	STD	T15		LDA	,U
	SYNC		1	LDX	#TEMP
	ADDD	R15	1	CLR	• X .
	BCS	SKP14	1	CLR	1,X
	CMPD	#65521	1	CLR	2,X
	BLO	SKP15	ţ	LDB	#15 -
SKP14	ADDD	#15	i	MUL	
SKP15	STD	T13	1	STD	, X
21617	SYNC		•	LDA	, X
		012	1	LDB	#15
	ADDD	R13	1	MUL	· • -
	BCS	SKP16	1		1,X
	CMPD	#65521	1	ADDD	
	BLC	SKP17		ADDD	2,U
SKP16	ADDD	#1 5	1	BCS	SKP24
SKP17	STD	T11	1	CMPD	#65521
	SYNC		1	5LO	SKP25
*	,		SKP24	ADDD	#15
	STD	MCND	ISKP25	SYNC	
	CLR	, U	*		
	CLR	1,U	I	SYNC	
	LDA	1,X	1	ADDD	R11
	LDB	1,Y	Í	BCS	SKP26
	MUL	- , ·	i	CMPD	#65521
	STD	2 , U	1	8L0	SKP27
	LDA	2,90 ,X	SKP26	ADDD	#15
			SKP27	STD	T13
	LDB	1,Y	1 31/1 4 1	SYNC	• -
	MUL	• • •	1		R13
	ADDD	1,0		ADDD	
	STD	1,U	1	5CS	SKP28
	BCC	SKP18	1	CMPD	₹65521 SKD20
	INC	, U		BLO	SKP29
SKP18	LDA	1 y X	SKP28	ADDD	¥15
				·	

J-26

SK P 2 9	S T D S Y N C A D D D B C S	T15 R15 SKP30		. *	MUL ADDD STD	, U , U
SK P 30	CMPD BLO ADDD	<pre>% 65521 SKP31 #15</pre>		1		1,U #15
SK P 3 1	SYNC STD SYNC STD	T7 SAVE		! ! !	ADDD BCS CMPD BLD	2,U LOP20 #65521 LOP21
	L D D S U B D B C C	R7 SAVE SKP32		LOP20 LOP21 *	ADDD STD	#1 5 2 , ∪
26	ADDD	*65521		1		,U ≭TEMP
SKP32	STD LDA CMPA BEQ	SAVE FLAG ≉1 MULT		1 1 - 1	CLR CLR CLR LDB	,X 1,X 2,X #15
	CMPA BEQ LDD	₩0L1 #2 CONV SAVE		4 	MUL STD LDA	• X • X
	STD LBRA	RES BEGIN		1	LDB MUL	#15
CONV	LDD STD LBRA	SAVE DUTPUT BEGIN		1 1 1	ADDD ADDD BCS	1,X 2,U LOP22
*				1	CMPD	*65521
MULT	INC LDX LDY	FLAG #SAVE #RES	· ·	 LOP22 LOP23	BLD ADDD STD SYNC	LOP23 #15 T7
LOP15	CLR CLR LDA LDB	9U 19U 19X 19Y		1]]	L D D S T D S Y N C	R7 T13
	MUL STD LDA	2 , U , X		• 1 1 1	L D D S T D S Y N C	R13 T7
	L D B MUL	1,Y 1,U]]	L D D S T D S Y N C	R 7 S A V E
	ADDD STD BCC	1,U LOP16		 *	LBRA	NEXT
LUP16	INC LDA LDB	, U . 1, X , Y		MLTFR MLTRR ≭	FD8 FDB	29032 28641
	MUL			I I MC ND	ORG FDB	\$0000 0
	A D D D S T D	1,U 1,U		PROD1	e C B	0
	8 C C	L0P19		PRUD2	FCB	0
	INC	, U		PROD3	FCB	0
LUP19	LDA LDB	9 X 9 Y		IPROD4 ITEMP	FCB FCB	0 0

TEMP1	FCB	0	*		
TEMP3	FCB	0	ł	ORG	\$FFFE
SAVE	FDB	0	ISTRT	EQU	\$F800
FLAG	FCB	0	1	END	BEGIN
		-	¦ ☆		
RES	FD5	0 	•	دل دل دل دل ول دل .	ولو ولو ولو ولو ولو ولو ولو ولو ولو ولو
•	******				* ************************************
* *			SSDR NUMB		
್ ಸಂ			nie nie nie nie nie nie nie zie nie -		**********
	NAM	680913	1	ADDD	P14
OUTPUT	EQU	\$0400	1	BCS	SKP14
STATUS	EQU	\$0402	1	CMPD	#65521
Т8	EQU	\$0403	1	SLD	SK P1 5
T14	EQU	\$0405	SKP14	ADDD	≈15
T12	EQU	\$0407	S K P 1 5	STD	T1 2
INPUT	EQU	\$0410	1	SYNC	
RS	EQU	\$0412	1	STD	SAVE
		\$0414	ł	LDD	P12
R14	EQU		1	SUBD	SAVE
R12	EQU	\$0416	1	BCC	SKP16
SEM	EQU	\$0418	1		#65521
*			1	ADDD	465521
	ORG	\$F800	SKP16	SYNC	
	NDP		*		
	DRCC	#%01010000	1	STD	MCND .
	LDU	#PROD1	1	CLR	, U
BEGIN	CLRA		1	CLR	1,U
	STA	FLAG	1	LDA	1,X
	LDA	SEM	1	LDB	1,Y
	BEQ	FRD	1	MUL	
START	LDA	#1	1	STD	2,U
UTAN .	STA	FLAG	1	LDA	, X
FRD	LDY -	#MCND	1	LDB	1,Y
rku	LDX	#MLTFR	, I	MUL	-,
	LDA	#1	1	ADDD	1 , U
			1	STD	1,U
3	STA	STATUS	1	BCC	SKP18
	SYNC		1	INC	• U
	CLRA		1		
s	STA	STATUS	SKP18		1,X
· .	LDD	INPUT	1	LDB	• Y
	BRA	OVER	1	MUL	a 11
NEXT	LDY	#MCND	1	ADDD	1,U
	LDX	#MLTRR	1	STD	1,U
	SYNC		1	BCC	SKP21
	LDD	SAVE	1	INC	, U
*			SKP21	LDA	, X
OVER	STD	Т 8	ł	LDB	у Ү
	SYNC		1	MUL	
	STD	SAVE	1	ADDD	, U
	LDD	R 8	Ì	STD	, U
	- SUBD	SAVE	• *		
	BCC	SKP12	1	LDA	1,U
			1	LDS	#15
6 × 0 + 0	ADDD	*65521	T T	MUL	• <i>*</i>
SKP12	SYNC	T 1 /	1		2.11
	STD	T14	1	ADDD	2 • U 5 × D 2 2
	SYNC		1	BCS	SKP22

	CMPD	#65521		1		SAVE
	BLO	SKP23		1	STD	RES
SKP22	ADDD	#15			LBPA	BEGIN
SKP23	STD	2 , U		ICONV	LDD	SAVE
**				1	STD	OUTPUT
	LDA	,U			LBRA	BEGIN
	LDX	#TEMP		*		-
	CLR	9 X		IMULT	INC	FLAG
	CLR	1,X			LDX	#SAVE
	CLR	2,X		!	LDY	#RES
	LDB .	*15		LOP15	CLR	, U
	MUL		-	1	CLR	1.,U
	STD	, X		1	LDA	1,X
	LDA	, X	-	ļ	LDS	1,Y
	LDB	#15		1	MUL	
	MUL			1	STD	2,0
	ADDD	1,X		1	LDA	• X
	ADDD	2,U		1	LDB	1,Y
	BCS	SKP24		1	MUL	
	CMPD	#65521	-]	ADDD	1,U
	BLO	SKP25		1	STD	1,U
SKP24	ADDD	#15		1	BCC	LOP16
SKP25	SYNC			<u>}</u>	INC	, U
*				LOP16	LDA	1,X
	SYNC			1	LDB	, Y
	STD	T12	•	1	MUL	
	SYNC			1	ADDD	1,U
,	STD	SAVE] .	STD	1,U
	LDD	R12		1	8°C C	LOP19
	SUBD	SAVE		1	INC	, U
	BCC	SKP26		LOP19	LDA	, X
	ADDD	#65521		1	LDB	, Y
SKP26	STD	T14		1	MUL	
	SYNC				ADDD	- , U
	ADDD	R14		1	STD	, U
	BCS	SKP28		- 		
	CMPD	#65521] .	LDA	1,U
	BLO	SKP29		1	LDB	#15
SKP28	ADDD	#15		1	MUL	
SKP29	SYNC			1	ADDD	2,U
51(12)	STD	т 8		Į	BCS	LOP20
	SYNC	1 2		ţ	CMPD	#65521
	STD	SAVE		1	BLO	LOP21
	LDD	R8		LDP20	ADDD	#15
	SUBD	SAVE		LOP21	STD	2,U
	BCC	SKP30		*		
	ADDD	#65521			LDA	• U
*					LDX	#TEMP
SKP30	STD	SAVE		1	CLR	, X
	LDA	FLAG		1	CLR	1,X
	СМРА	#1		1	CLR	2,X

0-29

;

ł

1

ł

MULT

#2

BEQ

СМРА

BEQ

#15

, X

LDB

MUL

STD

.

	LDA	, X	*		
	LDB	¥15	MLTER	FDB	8748
	MUL		MLTRR	FDB	12521
	ADDD	1,X	×		
	ADDD	2,U	1	DRG	\$0000
	BCS	LOP22	MCND	FDB	0
	CMPD	#65521	PROD1	FCB	0
	BLO	LOP23	PROD2	FCB	0
LUP22	ADDD	#15	PR JD 3	FCB	0
LOP23	STD	Т8	PRCD4	FCB	0
	SYNC		TEMP	FCB	0
	LDD	R 8	TEMP1	FCB	0
	STD	T14	TEMP3	FCS	Ù
	LDD	R14	SAVE	FDB	0
	STD	T12	IFLAG	FCB	0
	SYNC		IRES	FDB	0
	LDD	R12	1 *		-
	STD	SAVE	1	ORG	\$FFFE
	SYNC	SAVL	ISTRT	EQU	\$F800
· ·			1	END	BEGIN
	SYNC	NEXT	*		
	LBRA			وار ولو ولو وار وار ولو ولو	****
•			ESSOR NUM		
* *	والحام والمرواء والمرواء				*****
* **			na na na na na na na na na na na na	BRA	OVER
	NAM	680914	NEXT	LDY	#MCND
OUTPUT	EQU	\$0400	INCA	LDX	#MLTRR
STATUS	EQU	\$0402	1	SYNC	P D L I K N
T 9	EQU	\$0403	!		CAVE
T13	EQU	\$0405	1	LDD	SAVE
T18	EQU	\$0407		стр [.]	T O :
INPUT	EQU	\$0410	IDVER	STD	Ť9
R 9	EQU	\$0412	1	SYNC	C A V E
R13	EQU	\$0414	ļ	STD	SAVE
R18	EQU	\$0416	1	LDD	P9
SEM	EQU	\$0418	I	SUBD	SAVE
*			1	BCC	SKP12
	DRG	\$F800	1	ADDD	#65521
	NDP		SKP12	SYNC	
	ORCC	#%01010000		STD	т13
	LDU	#PROD1	1	SYNC	
BEGIN	CLRA		1	SUBD	R13
	STA	FLAG	1	BCC	SKP14
	LDA	SEM	l	ADDD	#65521
	BEQ	FRD	SKP14	STD	T18
START	LDA	#1	1	SYNC	
	STA	FLAG	1	SYNC	
FRD	LDY	#MCND .	1 **		
	LDX	#MLTER	1	STD	MCND
	LDA	#1	1	CLR	, U
•	STA	STATUS	1	CLR	1,U
	SYNC		Ì	LDA	1,X
	CLRA		i	LDB	1 , Y
	STA	STATUS	İ	MUL	
	LDD	INPUT	· 1	STD	2,U
•	200		•	- • -	

	LDA LD5	•	SKP24 SKP25	A D D D S Y N C	#15
	MUL Addd	1,U	1	STD SYNC	T13
	STD	1,0	1	STD	SAVE
	BCC	SKP16	1	LDD	R13
	INC	, U	1	SUBD	SAVE
SKP16	LDA		1.	5CC	SKP26
	LDS	, Y	1	A D D D S y N C	#65521
	MUL		ISKP26	STRU	T 9
	A D D D S T D	1,U 1,U	l l	SYNC	
	BCC	SKP19	1	STD	SAVE
	INC	, U	1	LDD	R 9
SKP19	LDA	, X	1	SUBD	
	LDB	, [∨]	1	BCC	SKP28
	MUL			ADDD	\$65521
	ADDD	9 U	* SKP28	STD	SAVE
×	STD	, U	138720	LDA	FLAG
`	LDA	1 ,U	1	CMPA	#1
	LDB	#15	1	BEQ	MULT
	MUL		1	СМРА	#2
	ADDD	2 , U	1	BEQ	CONV
	BCS	SKP20			SAVE RES
	CMPD	#65521	1	STD LBRA -	BEGIN
SKP20	BLO Addd	SKP21 #15	ICONV	LDD	SAVE
SKP20 SKP21	STD	2,0	1	STD	OUTPUT
*	0.0	- / -	1	LBRA	BEGIN
	LDA		*		
	LDX	*TEMP	IMULT	INC	FLAG
	CLR	, X	1	LDX LDY	#SAVE ≉RES
	CLR	1,X	LOP15	CLR	,U
	CLR LDB	2•X #15		CLR	1,0
	MUL	~ 4 2		LDA	1,X
	STD	, X	1	LDB	1,Y
	LDA	, X	1	MUL	
	LDB	#15	1	STD .	2,U
	MUL		1	L D A L D B	, X
	ADDD	1,X	1	MUL	1,Y
	A D D D B C S	2 • U SKP22	1	ADDD	1,0
	CMPD	#65521	1	STD	1,U
	BLO	SKP23	1	BCC	LOP16
SKP22	ADDD	#15	1	INC	, U
SKP23	SYNC		LOP16	LDA /	1,X
*			1	LDB	, Y
	SYNC	64.0	1	MUL	1 11
	ADDD	R18 SKD24	1 -	A D D D S T D	1,U 1,U
	BCS Cmpd	SKP24 #65521	1	BCC	LOP19
	BLO	SKP25	1	INC	, U

1

0-31

				दः	
LÜP19	LDA	, X	LOP23	STD	T13
	LDB	• Y	1	SYNC	
	MUL		i	SYNC	
	ADDD	, U	Ì	LDD	R13
	STD	, U	1	STD	T18
*	510	,	1	LDD	R13
~~	LDA	1,U	1	STD	T 9
	L08	*15	1	SYNC	
		810	1	LDD	R 9
	MUL	2 11	1	STD	SAVE
	ADDD	2,U	1	SYNC	5472
	BCS	LOP20	1	LBRA	NEXT
	CMPD	#65521	1	LDKA	ALAT
	BLO	LDP21	* *	F 0.0	1//5
LUP20		¥15	IMLTER		1465
LOP21	STD	2,U	IMLTRR	FDB	21938
*			*		
	LDA	, U		CRG	\$0000
	LDX		IMCND	FDB	0
	CLR		PROD1	FC8	0
	CLR		PRUD2	FCB	0
	CLR		PROD3	FCB	0
	LDB	#15	PROD4	FCB	0
	MUL		TEMP	FCB	0
	STD	, X	TEMP1	FCB	0
	LDA		TEMP3	FCB	0
	LDB		ISAVE	FDB	0
	MUL		FLAG	FCB	0
	ADDD	1,X	RES	FDB	0
	ADDD	2,0	1*		
	BCS	LCP22	1	ORG	\$FFFE
	CMPD	#65521	ISTRT	EQU	\$F800
	8L0	LOP23	1	END	BEGIN
LUP22	ADDD	#15	*		
		*****	****	*****	*******
* *			SSOR NUMBI		*
* **	a a contra contra contra contra contra contra contra contra contra contra contra contra contra contra contra c	****	***		*************
	NAM	680915	1	STA	FLAG
OUTPUT	EQU	\$0400	1	LDA	SEM
STATUS	EQU	\$0402	1	BEQ	FRD
T10	EQU	\$.0403	START	LDA	#1
T12	EQU	\$0405	Ì	STA	FLAG
T18	EQU	\$0407	FRD	LDY	#MCND
INPUT	EQU	\$0410	Ì	LDX	#MLTFR
R10	EQU	\$0412	1	LDA	#1.
R12	EQU	\$0414	1	STA	STATUS
R18	EQU	\$0416	1.	SYNC	
SEM	EQU	\$0418	1	CLRA	
	ORG	\$F800	i	STA	STATUS
2,4	2		1	LDD	INPUT
• *	ORG	\$F800	Ì	BRA	OVER -
	NDP		INEXT	LDY	#MCND
	DRCC	#%01010000	1	LOX	#MLTRP
		#PR0D1	1	SYNC	
BEGIN	CLRA		i	LDD	SAVE
OFOTH	ULNA		•		-

*			·	ISKP20	ADDD	#15
OVER	STD	T10		SKP21	STD	2 , U
	SYNC			*		
	STD	SAVE		!	LDA	, U
	LDD	R10		l	LDX	#TEMP
	SUBD	SAVE		1	CLR	, X
	BCC	SKP12		1	CLR	1,X
	ADDD	#65521		Ì	CLR	2,X
SKP12	SYNC			1	LDB	#15
JINFIZ	STD	T12		i	MUL	
	SYNC			1	STD	, X
	STD	SAVE		1	LDA	, X
	LDD	R12		1	LDB	#15
		SAVE		1	MUL	
	SUBD			1	ADDD	1,×
	BCC	SKP14		1	4000	2,0
	ADDD			1	BCS	SK P 2 2
SKP14	STD	T18		1	CMPD	#65521
	SYNC			1		\$KP23
	SYNC				BLO	
*				ISKP22	ADDD	#1 5
	STD	MCND		ISKP23	SYNC	
	CLR	• U		1*	6 Y N C	
	CLR	1,U			SYNC	D1 0
	LDA	1,X		I	SUBD	R19 54074
	LDB	1,Y			BCC	
	MUL				ADDD	*65521
	STD	2,U		SKP24	SYNC	T 13
	LDA	• X		1	STD	T12
	LDB	1,Y		1	SYNC	CAVE
	MUL			1	STD	SAVE
	AUDD	1 • U				R12 SAVE
	STD	1,U		1	SUBD	SAVE
	BCC	SKP16			BCC	SKP26
	INC	, U			ADDD	#65521
SKP16	LDA	1,X		SKP26	SYNC	T 1 0
	LDB	, Y			STD	T10
	MUL				SYNC	CAVE
	ADDD	1,U		1	STD	SAVE R10
	STD	1,U				
	BCC	SKP19			SUBD	SAVE
	INC	. , U			BCC	SKP28
SKP19	LDA	• X			ADDD	#65521
	LDB	9 Y .		*		C A V F
	MUL			ISKP28	STD	SAVE
	ADDD	, U			LDA	FLAG
	STD	, U		· ·	СМРА	₹1
*				1	BEQ	MULT
	LDA	1,U		1	CMPA	# 2 6 0 N V
	LDB	#15		1	BEQ	CONV
	MUL			1	LDD	SAVE
	ADDD	2 , U		1	STD	RES
	BCS	SK P 2 0			LBPA	BEGIN
	СМРД	*65521		ICONV	LDD	SAVE
	BLO	SK P 2 1		I	STD	OUTPUT

				<u> </u>	×
	LBRA	BEGIN		CLR CLR	• X 1 • X
*	THE		1	CLR	2 y X
MULT	INC LDX	FLAG #SAVE	1	LDB	*15
	LDX	#RES	1	MUL	• ·
0.015	CLR	,U	1	STD	• X
LUP15	CLR	1,U		LDA	9 X
	LDA	1,X	1	LDB	#15
	LDB	1,Y	i	MUL	
	MUL	-,	İ	ADDD	1,X
	STD	2,U	1	ADDD	2,U
	LDA	, X	1 ·	BCS	LOP22
	LDB	1,Y	1	CMPD	#65521
	MUL		1	BLO	LOP23
	ADDD	1,U	LOP22	ADDD	#15
	STD	1 , U	LOP23	STD	T18
	BCC	LOP16		SYNC	
	INC	, U	1	SYNC	•
LUP16	LDA	1,X	1	SYNC	
	LDB	, Y	1	SYNC	D1 9
	MUL	• •		L D D S T D	R18 SAVE
	ADDD	1,0		LBRA	NEXT
	STD	1,0) *	LONA	
	BCC	LOP19	IMLTER	FDB	23174
10010	INC LDA	• U • Х	MLTRR	FDB	5913
LUP19	LDB	, Y	1.*		
	MUL	y :	1	ORG	\$0000
	ADDD	9 U	MCND	FD8	0
`	STD	, U	PROD1	FCB	0
*		, -	PROD2	FCB	0 ·
	LDA	1, U	PROD3	FCB	0
	LDB	#15	PROD4	- CB	0
	MUL		TEMP	E C B	0
	ADDD	2 , U	ITEMP1	FCB	0
	BCS	LOP20	ITEMP3	FCB	0
	CMPD	#65521	SAVE	FDB	0
	8L0	LOP21	IFLAG	FCB	0
LUP20	ADDD	#15	RES	FDB	0
LOP21	STD	2,U	* 	ORG	SEFE
*		11	ISTRT	EQU .	\$ F 8 0 0
	LDA	,U ≉TEMP	10151	END	BEGIN
s 14	LDX		. I The side side side side side side side sid		*****
*	site and she are all and all	2011F	SSOR NUMB	FR 16	*
*	na Na sia sia sia sia sia sia sia sia				******
~~	NAM	680916	1	NOP	
Τ4	EQU	\$0410	1	ORCC	# %01010000
T5 -	EQU	\$0412	1	LDU	#PROD1
R4	EQU	\$0414	BEGIN	CLRA	
R 5	EQU	\$0416	l	STA	FLAG
SEM	EQU	\$0418	!	LDA	SEM
*			1	BEQ	FRD
	DRG	\$F800	ISTART	LDA	#1

.

0-34

	φU
	, U
BRA OVER LDX *	TEMP
	, X
	, X
	,X 15
SYNC LDB #	1 J .
5 · · · · · · · · · · · · · · · ·	, X
	, X
LDD R4 I * LDB *	15
ADDD R5 MUL	
	9 X ·
	•U КР2-0
	65521
	K P 2 1
	15
STD MCND SKP21 SYNC	
CLR ,U I*	-
CLR 1,U I STD T	
LDA 1,X I STD T LDB 1,Y I SYNC	-
MUL I SYNC	
STD 2,U I SYNC	
LDA ,X I SYNC	
LDB 1,Y SYNC	
100	FLAG ≉1
	SKP
	BEGIN
	FLAG
SKP14 LDA 1,X I SYNC	
	R 5
10E	T4
ADDD 1,U SYNC STD 1,U SYNC	
BCC SKP17 I SYNC	
INC ,U LBRA	NEXT
SKP17 LDA ,X I*	
	18005 5493
MUL IMLTRR FDB Addd yu I*	7475
	0000
* IMCND FDB 0	
LDA 1,U PROD1 FCB 0	
LDB #15 PROD2 FCB 0	
MUL IPROD3 FCB 0 ADDD 2.U IPROD4 FCB 0	
ADDD 2,U PRDD4 FCB 0 BCS SKP18 TEMP FCB 0	
CMPD #65521 TEMP1 FCB 0	
BLO SKP19 ITEMP3 FCB O	
SKP18 ADDD #15 SAVE EDB 0	

Ī

0-35

FLAG	FCB	0	1	ORG	SFFFE	
*		Ū	ISTRT	EQU	\$F800	
*			1	END	BEGIN	
2,2	ನಂತಂ ಸಂಸಂಸಂಸಂಸಂಸ	****		*****	****	*****
*	24		ESSDR NUM			*
*		****	*****	****	***	*****
•	NAM	680917	1	INC	, U	
T 9	EQU	\$0410	ISKP14	LDA	1,X	
T10	EQU	\$0412	1	LDB	γ	
R 9	EQU	\$0414		MUL		
R10	EQU	\$0416	1	ADDD	1,U	
SEM	EQU	\$0418	Ì	STD	1,U	
*	- 40		1	BCC	SKP17	
	ORG	\$F800	Ì	INC	, U	
	NOP		ISKP17	LDA	, X	
	DRCC	#%01010000	ł	LDB	, Y	
	LDU	#PROD1	1	MUL		
BEGIN	CLRA		1	ADDD	, U	
	STA	FLAG	1	STD	9 U	
	LDA	SEM	*			
	BEQ	FRD	1	LDA	1,U	
STAPT	LDA	#1	1 I	LDB	#15	
-	STA	FLAG	1	MUL		
FRD	LDY	#MCND	1	ADDD	2,0	
	LDX	≭MLTFR	1	BCS	SKP18	
	BRA	OVER	ł	CMPD	#65521	
NEXT	LDY	#MCND	1	BLO	SKP19	
	LDX	#MLTRR	SKP18	ADDD	#15	
OVER	SYNC		ISKP19	STD	2,U	
	SYNC		1 🕸			
	SYNC		1	LDA	, U	
	SYNC		1	LDX	#TEMP	
	SYNC		1	CLR	, X	
	LDD	R 9	1	CLR	1,X	
	ADDD	R10	1	CLR	2,X	
	BCS	SKP12	1	LDB	#15	
	CMPD	#655 21	F	MUL		•
	BLO	SKP13	1	STD	, , X	
					v	

SKP12 SKP13 ADDD

SYNC

STD

CLR

CLR

LDA

LD8

MUL

STD

LDA

LDB

MUL

ADDD

STD

BCC

:

***1**5

MCND

, U

1,U

1,X

1,Y

2,U

, X

1,Y

1,U

1,0

SK 914

::<

D-36

SYNC SYNC SYNC

SKP20

|*

ł

I

I

ł

|SKP21 -

LDA

LDB

MUL

ADDD

ADDD

CMPD

8LO

ADDD

SYNC

STD

STD

BCS

, X

\$15

1,X

2,U

SKP20

SKP21

#15

T10

т9

\$65521

	SYNC		MLTRR	FDB	34561			
	SYNC		*	_				
	LDA	FLAG	1	CRG	\$0000			
	CMPA	#1	MCND	FDS	0			
	BEQ		PPOD1	FCB	0			
	LBRA	BEGIN	PROD2	FCB -	0			
SKP	INC	FLAG	PROD3	FCB	C			
	SYNC	,	PRUD4	FCB	ŋ			
	LDD	R10	TEMP	FCB	0			
	STD	Τ9	ITEMP1	FCB -	0			
	SYNC		TEMP3	FCB	0			
	SYNC		SAVE	FDB	0			
	LDD	R9 ·	FLAG	FCB	Ù	6 -		
	STD	T10	 *					
	SYNC	,	1	DRG	\$FFFE			
	LBRA	NEXT	ISTRT	EQU	\$F800			
*			1	END	BEGIN	•		•
MLTFR	FDB	5753	*					
*		****	*****	*****	*****	<i>ヽ</i> ゕゕゕ ゕ ゕゕ	******	***
*	*		SSOR NUME					*
*	******	****	******	***	****	*****	್ಗಳ ಸಂಘ ಸಂಘ ಸಂಘ	***
	NAM	680918	SKP13	SYNC				
T14	EQU	\$0410	1*					
T15	EQU	\$0412	i	STD	MCND			
R14	EQU	\$0414	İ	CLR	, U			
R15	EQU	\$0416	i	CLR	1,0			
SEM	EQU	\$0418	1	LDA	1,X			
3CM *		50410	i.	LDB	1,Y			
-12	DRG	\$F800-	1	MUL	- ,			
	NOP	\$1 500 ·	1.	STD	2,U			
	DRCC	#%01010000	1	LDA	, y C			
		#PR001	1	LDB	1,Y			
BEGIN		FFAUUI	1	MUL	-,			
BEGIN	CLŔA	FLAG	1	ADDD	1,U			
	STA	SEM	1	STD	1,0			
	LDA		1	BCC	SKP14			
	BEQ	FRD	1	INC	,U			
START	LDA	*1	SKP14	LDA	,0 1,X			
	STA	FLAG	ISKP14	LDA	, Y			
FKD	LDY	#MCND	1 -	MUL	y '			
	LDX	#MLTFR aver	1	ADDD	1,U			
	BRA	OVER	1	STD				
NEXT	LDY	#MCND	1		1,U			
	LDX	≉MLTRR	1	BCC	SKP17			
OVER	SYNC		1	INC	, U			
	SYNC		S.K.P17	LDA	• X			
	SYNC		1	LDB	9 Y			
	SYNC		1	MUL				
	SYNC		1	ADDD	• U			
	LDD	R14	1	STD	, U			
	ADDD	P15	*					
	BCS	SKP12	1	LDA	1,0			
	CMPD	*65521	1	LDB	#15			
	BLO	SKP13	1	MUL	•			
SKP12	ADDD	#15	1	ADDD	2,U			·
	· ·							-

. ţ

	BCS	SKP18	1.1	CMPA	#1
	CMPD	#65521	i	8 E Q	SKP
		SKP19	1	LBPA	BEGIN
	BLO				
SKP18	ADDD	#15	ISKP	INC	FLAG
SKP19	STD	2,0	1	SYNC	
2,4			İ	LDD	R15
-,-	LDA	, U	i	STD	T14
			1		
	LDX	#TEMP	1	SYNC	
	CLR	, X	1	SYNC	
	CLR	1,X	J .	LDD	R14
	CLR	2 g X	i	STD	T15
			1	SYNC	
	LD8	#15			
	MUL		1	LBRA	NEXT
	STD	9 X	*		
	LDA	• X	MLTER	FDB	43615
			MLTRR	FDB	24748
	LDB	_ #1 5	-	100	24140
	MUL		*		
	ADDD	1,X	- <u>1</u> .	DRG	\$0000
	ADDD	2,0	MCND	FDB	0
	305	SKP20	PROD1	FCB	0
			-		
	CMPD	#65521	PROD2	FCB	0
	BLO	SKP21	PROD3	FCB	0
SKP20	ADDD	#15	PROD4	FCB	0
SKP21	SYNC		TEMP	FCB	Q · · ·
	0 1100		TEMP1	FCB	0 .
24			•		
	STD	. = .	TEMP3	FCB	0
	STD	T14	SAVE	ED3	0.
	SYNC		IFLAG	FCB	0
	SYNC		.*		
	SYNC		i	DRG	\$FFFE
			ISTRT	EQU	\$F800
	SYNC		13181		
	SYNC		1	END	BEGIN
	LDA	FLAG	*		
×					
* **	e ale ale ale ale ale ale	****	*******	*****	***********
* *			NTROL MIC		
,	والمراد والمراد والمراد				************
		a na manana na manana manana manana manana manana ma	. بله رابه برابه برابه برابه برابه برا	رار رار رار وار وار راه - اه	
2,5 [°]					
*	NAM	CONTROL	1	DRG	\$F800
*			START	NOP	
ACIACR	EQU	\$1040	1	ORCC	#%01010000
		\$1040		LDS	# \$ 80
ACIASR	EQU		1		,
ACIARX	EQU	\$1041		CLRA	0.0117.01
ACIATX	EQU	\$1041	1	STA	CONTRL
ARYDUT	EQU	\$1020	1	STA	STATUS
INPUT	EQU	\$1000	1	LDA	#800000101
		:	1.	STA	CONTRL
OUT1M	EQU	\$1050	1		
DUT1L	EQU	\$1051	1	LDA	*\$13
OUT2M	EQU	\$1052	I	STA	ACIACR
OUT 2L	EQU	\$1053	1	LDA	#\$11
DATA	EQU	\$1054	1	STA	ACIACR
			i	LDA	# %00000111
CUNTRL	EQU	\$101E	1		CONTRL
*			1	STA	
	LDA	#%0000011 0	1	STA	TMP
-					

STA

LDA

STA

CONTRL

CONTRL

#%00000111

Ł

1

	STA	STATUS	1	BEQ	SK5
	BRA	BEGIN	1	JSR	VALID
INIT	LDS	≈ \$80	1	ADDA	TMP
	LDA	#\$07		BRA.	SK6
	JSR	TXR	ISK5	LDA	ТМР
	JSR	CRLF	1	LSRA	
BEGIN	JSR	CRLF	1	LSRA	
•	JSR	PFX	1	LSRA	
	JSR	RCX	1	LSRA	E V /
	CMPA	# 1		BRA	SKÓ
	BEQ	SKP1	ZERD	CLRA	CNT
	СМРА	#*2 6×00	ISK6	STA CMPA	#30
	BEQ	SKP2	1	LBHS	ERMSG1
	LBRA	DSP	1 1100P5	JSR	CRLF
* • • •			×	JJK	
SKP1		¥1 FLAG	WRITE	LDA	CNT
	STA	#MSG3	146717	LSPA	0.11
	LDX LDA	#15	1	LSRA	
	STA	CNT	1.	LSRA	
	JSR	DSPLY	, t	LSRA	
	LDY	#IN1	i	JSR	CONVA
	LDX	#ARYIN	İ	JSR	TXR
	JSR	EXG	i	LDA	CNT
	BRA	MODFY	1	ANDA	#\$0F
SKP2	LDA	# 2	1	JSR	CONVA
	STA	FLAG	1 .	JSR -	TXR
	LDY	#IN 2	1	LDA	# [*] =
	LDX	#ARYIN	•	JSR	TXR
	JSR	EXG	1	LDA	#\$20
	LDX	#MSG8	I	JSR	TXR
	LDA	#13	1	LDB	CNT
	STA	CNT	1	LDA	В,Х
•	JSR	DSPLY	1	LSRA	
	JSR	CRLF	1	LSRA	
	JSR	PFX	1	LSRA	
**			1		
MODFY	JSR	CPLF	1	JSR	CONVA TXR
	LDX	#ARYIN	1	J S R L D B	CNT
	LDA	#\$20 TXP	1	LDA	В,Х
	JSR	TXR	1	ANDA	430F
	JSR	RCX	1	JSP	CONVA
	JSR	TXR .	1	JSR	TXR
	CMPA	#\$00	1	LDA	# \$ 20
	BEQ .	ZERD	1	JSR	TXR
	JSR	VALID	1 *	0.3 %	100
	LSLA		IREAD	JSR	RCX
	LSLA		1 TVCMD	126 127	TXR
	LSLA LSLA		1	CMPA	# \$ 0 D
	REQ.	MOVE	Ì	LDA	STATUS
	المراسم المرا				

	CMPA BEQ CMPA BEQ	# - DECR # \$ 20 INCR		ANDA STA DRA STA	#%11111110 CONTRL #%00001001 CONTRL
	JSR LSLA LSLA LSLA	VALID		SYNC ANDA STA STA	#%11110111 Contrl Status
	LSLA STA JSR JSR JSR ADDA LDB	TMP RCX TXR VALID TMP CNT	* CDNV 	LDX JSR JSR LDX LDA STA	≇DUT EXCHG CRLF #MSG4 #11 CNT
INCR	STA LDA INCA CMPA BHS STA	B,X CNT #30 MOVE CNT	 SKP4	JSP JSR LDX JSR JSR LDA	DSPLY CRLF #DUT ARAY CRLF #15
DECR	BRA LDA DECA BLT STA LBRA	LOOP5 CNT MOVE CNT LOOP5	 SKP5 	STA LDX LDD STD DEC BNE	CNT #OUT ,X++ DUT2M CNT SKP5
* M D V E	JSR JSR JSR LDY LDA CMPA BNE	CPLF PFX CRLF #ARYIN FLAG #1 SKP3	 . 	LDA LSRA BCC LDA ANDA CMPA LBEQ LBRA	ACIASR SKP4 ACIARX ≉\$7F ≇°G GET BEGIN
	LDA ANDA STA STA LDX JSR LDX	STATUS #310111111 CONTRL STATUS #IN1 EXG #INPUT	* DSPLY 	L D A J S R D E C B N E R T S	,X+ TXR CNT DSPLY
SK P 3	JSR LBRA LDA DRA STA	EXG BEGIN STATUS #%01000000 CONTRL	ITXR WAIT 	LDB BITB BEQ STA RTS	#\$02 ACIASR WAIT ACIATX RETURN
*	STA LDX JSR LDX JSR	STATUS #IN2 EXG #INPUT EXG	* RCX 	L DA L SRA BCC L DA ANDA	ACIASR RCX ACIARX #\$7F
т.	RTS		1	STA	STATUS

				RTS	
*	CHDA	# 0	 *	R I 3	
CONVA	CMPA	#9 0MTT			
	BLS	DMIT		150	
,	ADDA	# A- 9-1	IGET	JSR	CRLF
ONIT	ADDA	# 0	1	JSR	PFX
	ANDA	#\$7F	1	LDX	#MSG4
	RTS		1	LDA	#12
*				STA	CNT
CRLF	LDA	#\$0D	1	JSR	DSPLY
	JSR	TXR	1	JSR	CRLF
	LDA	#\$0A	ł	JSR	PFX
	JSE	TXR	LOOPW	LDA	STATUS
	RTS		1	ORA	#%00010000
*			Ì	STA	STATUS
EXCHG	LDA	STATUS	i ·	STA	CONTRL
LACINO	DRA	#%00001000	ILDOPX	LDA	#15
	STA	CONTRL	1	STA	CNT
	STA	STATUS		LDY	#ARYIN
		#ARYDUT	1	LDX	#INPUT
	LDY	#ARTOOT	1	LDU	#IN2
	SYNC		1		DATA
*		×		LDD	DATA
EXG	LDD	, Y	LOOPY	SYNC	
	STD	• X	1	LDD	DATA
· •	LDD	2,Y	1	STD	9.X++
	STD	2,X		STD -	, Y++
	LDD	4 , Y	1	STD	•U++
	STD	4 , X	1	DEC	CNT
	LDD	6,Y	1	BNE	LOOPY
	STD	6 , X	*		
	LDD	8,Y	1	LDA	STATUS
	STD	8,X	1	ANDA	#%11111110
	LDD	10, Y	1	STA	CONTRL
	STD	10,X	1	OR A	#%00001001
	LDD	12,Y	1	STA	CONTRL
	STD	12,X	1	SYNC	
	LDD	14,Y	1	ANDA	#%11110111
	STD	14,X	1	STA	CONTPL
	LDD	16,Y	1	STA	STATUS
		16,X	*		
	LDD	18,Y	1	LDX	#0UT
	STD	18,X	i	JSR	EXCHG
	LDD	20,Y	1	LDY	#IN2
	STD	20,X	i	LDA	#15
	LDD	22,Y		STA	CNT
	STD	22,X	LOOPZ	LDD	• X + +
	LDD	24,Y	1230 2	STD	DUT2M
			1	LDD	, Y + +
	STD	24,X	5 	STD	OUT1M
		26,Y	4 . 	DEC	CNT
	STD	26,X	1		LOOPZ
	LDD	28,Y.	I 1	BNE	
	STD	28,X	1	LDA	ACIASE
	ANDA	#%11110111	1	LSPA	
	STA	CONTRL	1	5 C C	LOUPX
y , ,	ANDA	# \$ 7 F	1	STD	OUT2M

"E DEC CNT CMPA 1 LOOPE BNE BEGIN LBEQ ACIASR LDA JSR CRLF LSRA JSR PFX BCC SK9 REPEAT LDX #0UT ACIARX #IN2 LDA LDY ANDA #375 LDA #15 CMPA #1 CNT STA LBEQ SKP1 LDD ,Y++ LUOP LBRA SKP2 STD DUT1M LDD , X++ 1 ** LDA #30 · DUT2M ARAY STD STA CNT DEC CNT CLR CNT1 AGAIN BNE LOOP CNT2 ACIASR ILOOP2 CLR LDA ILCOP1 LDA • X LSRA CNT2 INC REPEAT BCC LSRA LDA ACIARX #\$7F LSRA ANDA # 1 LSRA CMPA LSRA SKP1 LBEQ CONVA # 2 JSR CMPA **JSR** TXR SKP2 L8EQ • X + LDA L8RA LOOPX ANDA #\$0F * CRLF JSR CONVA JSR DSP JSR TXR LDX #MSG5 CNT2 INC LDA #7 DEC CNT CNT STA SET DSPLY BEQ JSR CNT2 CRLF LDA **JSR** CMPA #4 PFX JSR BEQ CHKT JSR CRLF BRA LOOP1 LDX #IN1 JSR CREE DVER JSR ARAY AGAIN BRA JSR CRLF CRLF CNT1 JSR **ICHKT** LDA CMPA #4 #MSG6 LDX 9 E Q OVER LDA #7 #\$20 LDA STA CNT JSR DSPLY JSR TXR CNT1 INÇ JSR CRLF BRA LOOP2 LDX #IN2 RTS ARAY **ISET** JSR JSR CRLF 1* # 1 VALID SUBA PFX JSR CMPA #9 #IN1 SK9 LDX BHI CHK1 LDY #IN2 PTS LDA #15 #7 STA CNT ICHK1 SUBA CMPA #\$0F LDD ,X++ LOOPE BLSE 0K STD OUT1M ERMSG3 BRA LDD , Y++ 1

IMSG1

FCC

"Address Too Large".

D - 42

RTS

ОΚ

*			MSG2	FCC	'Invalid HEX Digit'
PFX	LDX	#MSG7	MSG3	FCC	'Enter Response'
117	LDA	#6	MSG4	FCC	Convolution '
	STA	CNT	I MSG5	FCC	'Array 1'
	JSR	DSPLY	IMSG6	FCC	"Array 2"
	RTS	DOFLI	MSG7	FCC	CONV:
	RIS		IMSG8	FCC	'Enter Values'
*	100	CD1 E	1M305		Enter vardes
ERMSG1	JSR	CRLF	1	ORG	\$0081
	LDX	#MSG1	ISTACK	RMB	1
	LDA	#17 CNT	I STACK I TMP	RMB	2
	STA	CNT	•		1
	JSR	CRLF	I C N T	RHB	
	JSR	DSPLY	CNT1	RMB	1
	JSR	CRLF	CNT2	RMB	1
	LBRA	INIT	ISTATUS	RMB	1
ERMSG3	JSR	CRLF	IFLAG	RMB	1
	LDX	#MSG2	IN1	RMB	30
,	LDA	#17	IN2	RMB	30
	STA	CNT	TUDI	RMB	30
	JSR	CRLF	APYIN	RMB	30
	JSR	DSPLY	*		
	JSR	CRLF	1	DRG	SFFFF
	LBRA	INIT	ISTRT	EQU	\$F800
*			1	END	START
	NAM	WIND15			
*					
* ***	יין באראראר אראר	******	******	はないかいかい	*******
* *		GRAD'S 15 PDIN'			*
* ***	******	*****	******	***	****
	LDX	≓AX	1.	LDD	20,Y
	LDY	#ARYIN	·1	STD	20,X
* ****		*****	1	LDD	26,Y
* * IN	PUT RE	DRDERING *	. -	STD	22,X
ನ್ನ ಸೇವೇರ್ಗಳ	*****	। মার সার সার সার সার সার সার সার সার সার	1	LDD	2,Y
	LDD	ب ۲ -	.1	STD	24,X
	STD	, X	1.	LDD	8,Y
	LDD	6,Y	1	STD	26,X
	STD	2 , X	1	LDD	14,Y
	LDD	12,Y	1	STD	28,X
	STD	4 , X	*		
	LDD	18,Y	* ****	****	******
	STD	6,X	* * 3-	POINT	PRE-WEAVE *
	LDD	24,Y	* ****	*****	*****
	STD	8,X	SKP2	LDD	10,X
	LDD	10,Y	1	ADDD	20,X
2 A	STD	10,X	i	5 C S	JMP1
	LDD	16,Y	1 -	CMPD	#65521
	STD	12,X	· 1 ·	BLO	JMP2
2	LDD	22,Y	JMP1	ADDD	#15
	STD	14,X	JMP2	STD	TMP1
			t Jene Z	4000	9 X
		28,Y	- 1 .	9CS	JMP3
	STO	16,X	1	CMPD	#65521
	LDD	4 , Y	*	U.IF D	
*			1.00		

		•			
	BLO	JMP4		BLO	JMP17
JMP3	ADDD	#15	JMP16	ADDD	#15
JMP4	STD	, X	JMP17	STD	TMP1
••••	LDD	10,X	i ·	ADDD	5,X
		20,X	I	BCS	JMP18
			1		#65521
	BCC	JMP5	1		
	ADDD	#65521	1	BLO	JMP19
JMP5	STD		JMP18		#15
	LDD	TMP1	JMP19	STD	6 , X
	ŜTD	10,X		LDD	16,X
	LDD	12,X	l	SUBD	26,X
	ADDD	22,X	1	BCC	JMP20
	805	JMP6		ADDD	#65521
	CMPD		JMP20	STD	26,X
					TMP1
	BLO	JMP7			
JMP6		#15		STD	16,X
JMP7		TMP1		LDD	18,X
	ADDD	2,X	I	ADDD	28,X
	BCS	JMP8	1	5 C S	JMP21
	CMPD	#65521		CMPD	#65521
	8L0	JMP9	1	BLO	JMP22
JMP8			JMP21	ADDD	#15
JMP9	STD		JMP22	STD	TMP1
0111 3		12,X		ADDD	8,X
		22,X	1	BCS	JMP23
		JMP10		CMPD	•
	BCC		1	BLO	JMP24
		#65521		ADDD	#15
JMP10	STD		JMP23		8 • X
	LDD		JMP24	STD	
	STD	12,X		LDD	18,X
	LDD	14,X		SUBD	28,X
	ADDD	24 , X		BCC	JMP25
	BCS	JMP11		ADDD	
	CMPD	#65521	JMP25	STD	28,X
	BLO	JMP12	1	LDD	TMP1
JMP11	ADDD	#15	1	STD	18,X ·
JMP12	STD	TMP1	* *****	*****	******
-	ADDD	4,X	× × 5−P	OINT P	RE-WEAVE *
			* *****	oje oje oje oje oje oje	さんさいたいたいかい
	CMPD		1.	LDY	#Z
	BLO	JMP14	I	LDD	2, X
JMP13	ADDD	#15		ADDD	8,X
	STD	4 • X	· .	BCS	JMP26
JMP14			1	CMPD	*65521
	LDD	14,X	1	BLO	JMP27
	SUBD	24,X	1		
	BCC	-	JMP26	ADDD	#15
	ADDD	#65521	JMP27	STD	2 ; Y
JNP15	STD	24,X		LDD	2,X
	LDD	TMP1	1	SUBD	8,X
	STD	14,X	!	BCC	JMP28
	LDD	16,X	1	ADDD	#65521
	ADDD		JMP28	STD	6,Y
	BCS	JMP16	1	L 0 0	4 , X
	CMPU	#65521	- -	ADDD	6,X
		الحمد المتلك التي التي التي التي التي التي التي التي	•		

		JMP29	JMP42	A D D D S T D	
	CMPD BLO	#65521 JMP30	[JMP43		16,X
JMP29		#15	1	SUBD	
JMP30	STD	4 y Y	i	BCC	
0111 00	LDD	6,X	i		#65521
		4 , X	JMP44	STD	22,Y
	8CC	JMP31	ł	ADDD	18,Y
	ADDD	#65521	1	BCS	JMP45
JMP31	STD	10,Y	1	CMPD	
		6,Y		BLO	JMP46
		JMP32	JMP45	ADDD	#15
		#65521	JMP46	STD	20,Y
		JMP33	!		16,Y
JMP32	ADDD		1	A D D D B C S	14 , Y JMP47
JMP33	S T D L D D		1		#65521
	ADDD		1	BLD	
		JMP34	JMP47	ADDD	
		#65521	IJMP48	STD	
•		JMP35	1		10,X
JMP34		#15	Ì	5 C S	JMP49
JMP35	STD	TMP1	1	CMPD	#65521
	ADDD	, X	1	BLO	JMP50
	BCS	JMP36	IJMP49	ADDD	
	CMPD	#65521	JMP50	STD	
	BLO	JMP37			14,Y
JMP36	ADDD	#15	ľ		1.6,Y
JMP37	STD	,Y		BCC ADDD	JMP51 #65521
		2,Y 4,Y	JMP51	STD	16,Y
	SUBD BCC -	JMP38	I I I I I I I I I I I I I I I I I I I		TMP1
	ADDD	\$65521	1	STD	14,Y
JMP38	STD		· *	•	- •
0111 0 0	LDD			LDD	22,X
	STD		l	ADDD	28,X
*			1	BCS	JMP52
	LDD	12,X	1	CMPD	#65521
	ADDD	18,X	1	BLC	JMP53
	BCS	JMP39	JMP52	ADDD	#15
	CMPD	#65521	JMP53	STD	26,Y
	BLO	JMP40	1	L D D S U B D	22,X 28,X
JMP39	ADDD	#15	1	BCC	209X JMP54
JMP40	S T D L D D	14,Y 12,X	1	ADDD	#65521
	SUBD	18,X	JMP54	STD	30,Y
	800D	JMP41	10111 5 -	LDD	24,X
•	ADDD	\$65521		ADDD	26,X
JMP41	STD	18,Y		BCS	JMP56
чттэ та	LDD	14,X	İ	CMPD	#65521
	ADDD	16,X	Ì	3L0	JMP57
• •	BCS	JMP42	JMP56	ADDD	#15
	CMPD	#65521	JMP57	STD	28,Y
	BLO	JMP43	l i	LDD	26,X

	SUBD	24,X	1	STD	2 • U
	500	JMP58	1	LDA	, X
	ADDD	#65521	1	LDB	1 , Y
JMP58	STD	34,Y	1	MUL	
	ADDD	30,Y	1	ADDD	1,U
	-8 C S	JMP59	1	STD	1,U
	CMPD	*65521	1	5 C C	SKIPB
	8L0	JMP60	1	INC	, U
JMP59	ADDD	#15	ISKIP3	LDA	1 ,X
JMP60	STD	32,Y	1 1	LDB	, 9 Y
	LDD	26,Y	1	MUL	
	ADDD	28,Y	1	ADDD	1 ,U-
	BCS	JMP61	1	STD	1,U
		#65521		BCC	SKIP4
	BLO	•	1	INC	, U
JMP61	ADDD		SKIP4	LDA	, X
JMP62	STD			LDB	, Y
0111 02	ADDD		i	MUL	
	BCS	JMP63		ADDD	, U
		≈ 65521		STD	, U
	BLO	JMP64	1*	0.0	, -
JMP63		#15	1	LDA	1,0
JMP64	STD	24,Y	í	LDB	#15
JHP 04		26,Y	1	MUL	
	SUBD	28,Y		ADDD	2,U
	BCC	JMP65	1	BCS	
			ł	CMPD	
(), D (E		#65521	1	BLO	SKIP7
JMP65	STD	28,Y	SKIP6	ADDD	#15
		TMP1	•		
	STD	26,Y	SKIP7	STD	2,U
		*****	1	LDA	,U
	LTIPLI		1	LDY	*TEMP
* ****		*******	1	CLR	, Y
	CLRA	•	1	CLR	.1,Y
	STA	IND	1	CLR	2,Y
	LDS		1	LDB	#15
Ļ00Ρ	LDA	FRD	1	MUL	
	BEQ	OVER1	ISKIPA	STD	, Y
	LDY	#COEFR	1	LDA	, Y
	BRA	OVER2	1	BEQ	SKIPE
OVER1	LDY	#COEFF		LDB	#1 5
OVER2	LDA	IND		MUL	
	LDO	Α,Υ	1	ADED	1 ,Y.
	STD	MLTR	1 .	BRA	SKIPD
	LDD	, S	ISKIPE	LOD	1,Y
	STD	MLTN	. SKIPD	ADDD	2,U
	LOX	#MLTR	ł	BCS	SKIPB
	LDY	#MLTN	ł	CMPD	#65521
	LDU	#PROD1	1	8L0	SKIPC
	CLR	, U	SKIPB	ADDD	#15
	CLR	1,U	SKIPC	STD	,S++
	LDA	1,X	1	LDA	IND
	LDB	1,Y	1	ADDA	#2
	MUL		1	STA	IND -

	CMPA		1	BCS	JMP78 #65521
ala ata ata ata ata	LBLS	LUUP *****	1	CMPD Blo	405521 JMP79
			I JMP78	ADDD	#15
		POST-WEAVE * *******	IJMP79	STD	TMP1
2,5 2,5 2,5 2,5 2,5 2,5		# A X	J J ME (7		2 , X
	L D X L D Y		1	SUBD	2, x
		,Υ	1	BCC	JMP80
	STD	, X	i I	ADDD	
	ADDD	2,Y	IJMP80	STD	
	BCS	JMP67	104400	LDD	TMP1
		#65521	1	STD	2,X
	BLO	JMP68	*	0.0	-,~
JMP67	ADDD	#15		LDD	12,Y
JMP68	STD	2,X	1	STD	
5117 00	LDD	8,Y	•	ADDD	
	ADDD	10,Y	•	BCS	
	BCS	JMP69		CMPD	
	CMPD	#65521		BLO	
	BLO	JMP70	JUP67	ADDD	
JMP69	ADDD	#15	JUP68	STD	
JMP70	STD	10,Y	1	LDD	20 , Y
••••	LDD	6,Y	l.	ADDD	22,Y
	SUBD	8,Y	l	BCS	JUP69
	BCC	JMP71	Ì	CMPD	#65521
	ADDD	#65521	1	8L0	JUP70
JMP71	STD	8,X	JUP69	ADDD	#15
	LDD	2,X	JUP70	STD	22,Y
	ADDD	4,Y	1	LDD	18,Y
	BCS	JMP72	1	SUBD	20 , Y
	CMPD	#65521	ł	BCC	JUP71
	BLO	JMP73	1	4 D D D	#65521
JMP72	ADDD	#15	JUP71	STD	18,X
JMP73	STD	TMP1	1	LDD	12,X
	LDD	2,X		ADDD	16,Y
	SUBD	4 , Y		BCS	JUP72
	BCC	JMP74	1	CMPD	≉65521
	ADDD	#65521		PLO	JUP73
JMP74	STD	4 , X	JUP72	ADDD	#15 TND1
	SUBD	10,Y	JUP73	STD	TMP1
	BCC	JMP75		LDD	12,X
	ADDD	#65521	1	SUBD	16,Y
JMP75	STD	0,1	1	BCC	JUP74 #65521
		TMP1		ADDD	
	STD	2,X	JUP74	STD	14,X
		4,X	ł	SUBD BCC	22,Y JUP75
	ADDD	10,Y	1		
	BCS	JMP76	1		#65521 14 ¥
	CMPU	#65521	JUP75	STD	16,X TMD1
	BLO	JMP77	I I		TMP1
JMP76	ADDD	#15	-1	STD	12,X
JMP77	STD	4,X	1		14,X 22,Y
,		2,X		ADDD	22,1 JUP76
	ADDD	8,X	1 · · · · ·	BCS	JU-10

	CMPD	#65521		ISKP75		26,X	
	BLO	JUP77		1	LDD	TMP1	
JUP76	ADDD	#15		1		22,X	
JUP77	STD	14,X		1		24,X	
	LDD	12 , X		1	ADDD		
	ADDD	18,X ·		1	8 C S		
	BCS	JUP78		1	CMPD		
	CMPD	#65521		1	PLC		
	BLO	JUP79		ISKP76	ADDD		
JUP78	ADDD	*15		I.S.K.P.7.7	STD		
JUP79	STD	TMP1		1	LDD		
	LDD	12,X		1	ADDD		
	SUBD	18,X		1	5 C S	SKP78	
	336			1	CMPD	#65521	
	ADDD	#65521		1	8L0		
JUP80	STD	18,X		 SKP78	ADDD	#15	
	LDD			SKP79	STD	TMP1	
	STD	12,X		1	LDD	22,X	
>;<				1	SUBD	28,X	
	LDD	24,Y		1	BCC	SKP80	
		20,X		1	ADDD	#65521	
		26,Y		 SKP80	STD	28 , X	
	BCS	SKP67		1	LDD	TMP1	
		#65521		1	STD	22,X	
	BLO	SKP68	-	* ***	****	****	***
SKP67		#15			-PDINT	POST-WEAVE	*
SKP68	STD			* ***	*****	****	**
U (1) UC .	Q · D					•	
				1	LDD	, X	
		32,Y		1	LDD Addd		
	ADDD	32,Y 34,Y] 	ADDD	10,X	
	A D D D B C S	32,Y 34,Y SKP69		1	A D D D B C S	10,X JM¤81	
	ADDD BCS CMPD	32,Y 34,Y SKP69 #65521		1 1 1 1	A D D D B C S C M P D	10,X JM¤81 ≉65521	
5 K P 6 9	ADDD BCS CMPD BLO	32,Y 34,Y SKP69 #65521 SKP70		 JMP81	ADDD BCS CMPD BLO	10,X JM¤81 #65521 JMP82	
SKP69 SKP70	ADDD BCS CMPD BLD ADDD	32,Y 34,Y SKP69 #65521 SKP70 #15		 JMP81 JMP82	ADDD BCS CMPD BLO ADDD	10,X JM©81 #65521 JMP82 #15	
SKP69 SKP70	ADDD BCS CMPD BLO ADDD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y		 JMP81 JMP82	ADDD BCS CMPD BLO ADDD STD	10,X JM©81 #65521 JMP82 #15 10,X	
	ADDD BCS CMPD BLO ADDD STD LDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y			ADDD BCS CMPD BLD ADDD STD LDD	10,X JM©81 #65521 JMP82 #15 10,X 2,X	
	ADDD BCS CMPD BLO ADDD STD LDD SUBD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y			ADDD BCS CMPD BLO ADDD STD LDD ADDD	10,X JM©81 #65521 JMP82 #15 10,X 2,X 12,X	
	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71			ADDD BCS CMPD BLD ADDD STD LDD ADDD BCS	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83	
SKP70	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521			ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD	10,X JM©81 #65521 JMP82 #15 10,X 2,X 12,X	
	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X			ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD BLC	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84	
SKP70	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X		JMP82 JMP83	ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD BLC ADDD	10,X JM©81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15	
SKP70	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD ADDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y		JMP82 	ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD BLC ADDD STD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X	
SKP70	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD STD LDD ADDD BCS	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72		JMP82 JMP83	ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD BLC ADDD STD LDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X	
SKP70	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD ADDD BCS CMPD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521		JMP82 JMP83	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD STD LDD ADDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X	
SK P70	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD ADDD BCS CMPD BLO	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73		JMP82 JMP83	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD STD LDD ADDD BCS	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X	
SKP70 SKP71 SKP72	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD BCC ADDD BCS CMPD BLO ADDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15	·	JMP82 JMP83	ADDD BCS CMPD BLO ADDD STD LDD ADDD BCS CMPD BLC ADDD STD LDD ADDD BCS CMPD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85	
SK P70	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD STD BCS CMPD BLO ADDD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1		JMP82 JMP83 JMP84 	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD STD LDD ADDD BCS	10,X JM ° 81 #65521 JM P82 #15 10,X 2,X 12,X JM P83 #65521 JM P84 #15 12,X 4,X 14,X JM P85 #65521	
SKP70 SKP71 SKP72	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD BCS CMPD BLO ADDD STD LDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X		JMP82 JMP83 JMP84 JMP85	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD BLC ADDD BCS CMPD BLO ADDD BLO ADDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15	
SKP70 SKP71 SKP72	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD BCS CMPD BLO ADDD STD LDD STD LDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y		JMP82 JMP83 JMP84 	A D D D B C S C M P D B L O A D D D S T D L D D B C S C M P D B L O A D D D B C S C M P D B L O B L O A D D D S T D B L O A D D D S T D S T D	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X	
SKP70 SKP71 SKP72	ADDD BCS CMPD BLO ADDD STD LDD BCC ADDD STD LDD ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y SKP74		JMP82 JMP83 JMP84 JMP85	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD BCS CMPD BLC ADDD BCS CMPD BLD ADDD STD LDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X 6,X	
SKP70 SKP71 SKP72 SKP73	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD BCC ADDD SCS CMPD BLO ADDD STD LDD SUBD BCC ADDD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y SKP74 #65521		JMP82 JMP83 JMP84 JMP85	A D D D B C S C M P D B L O A D D D S T D L D D B C S C M P D B L C A D D D B C S C M P D B C S C M P D B C S C M P D B L O A D D D S T D L D D A D D D S T D L D D A D D D	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X 6,X 16,X	
SKP70 SKP71 SKP72	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD STD LDD BLO ADDD STD LDD SUBD BCC ADDD STD LDD SUBD SUBD BCC ADDD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y SKP74 #65521 24,X	•	JMP82 JMP83 JMP84 JMP85	ADDD BCS CMPD BLD ADDD STD LDD BCS CMPD BLC ADDD BLC ADDD BLC ADDD BLC ADDD BLC ADDD BLO ADDD STD LDD ADDD STD LDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X 6,X 16,X JMP37	
SKP70 SKP71 SKP72 SKP73	ADDD BCS CMPD BL0 ADDD STD LDD BCC ADDD STD LDD BCS CMPD BL0 ADDD STD LDD SUBD BCC ADDD STD SUBD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y SKP74 #65521 24,X 34,Y		JMP82 JMP83 JMP84 JMP85	ADDD BCS CMPD BLO ADDD STD LDD BCS CMPD BLC ADDD BLC ADDD BLC ADDD BLC ADDD BLC ADDD STD LDD ADDD STD LDD ADDD STD LDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X 6,X 16,X JMP37 #65521	
SKP70 SKP71 SKP72 SKP73	ADDD BCS CMPD BLO ADDD STD LDD SUBD BCC ADDD STD LDD BLO ADDD STD LDD SUBD BCC ADDD STD LDD SUBD SUBD BCC ADDD STD	32,Y 34,Y SKP69 #65521 SKP70 #15 34,Y 30,Y 32,Y SKP71 #65521 28,X 22,X 28,Y SKP72 #65521 SKP73 #15 TMP1 22,X 28,Y SKP74 #65521 24,X		JMP82 JMP83 JMP84 JMP85	ADDD BCS CMPD BLD ADDD STD LDD BCS CMPD BLC ADDD BLC ADDD BLC ADDD BLC ADDD BLC ADDD BLO ADDD STD LDD ADDD STD LDD	10,X JMP81 #65521 JMP82 #15 10,X 2,X 12,X JMP83 #65521 JMP84 #15 12,X 4,X 14,X JMP85 #65521 JMP86 #15 14,X 6,X 16,X JMP37	

STD

LDD

ADDD

BCS

CMPD

BLO

ADDD

STD

LDD

ADDD

BCS

CMPD

BLO

16,X

8,X

18,X

JMP89

JMP90

#15

18,X

10,X

20,X

JMP91

*65521

JMP92

#65521

JMP88

JMP89

JMP90

1		BLO	JMP99
JMP9	8		#15
IJMP9	-		TMP1
1	-		16,X
i		SUBD	26 • X
i		BCC	JMP100
i		ADDD	#65521
JMP1	00	STD	26,X
1		LDD	TMP1
i		STD	16,X
1		LDD	18,X
Ì		ADDD	28,X
1		BCS	JMP101
1		CMPD	≉65521
1		BLO	JMP102
JMP1	01	ADDD	#15
JJMP1	0 2	STD	TMP1 .
1		LDD	18,X
1		SUBD	28,X
1			JMP103
1		ADDD	#65521
JMP1	03	STD	23,X
1			TMP1
!		• • •	18,X [.]
•	•		*****
			HUFFLE *
*			****
1		LOX	
1			#OUT
1			, X

STD

LDD

22,Y

4 **,** X

	DLU	JH1-72	1		000	0.1 202
JMP91	ADDD	#15	1		CMPD	≈ 65521
JMP92	STD	ТИР1	ł		BLO	JMP102
	LDD	10,X	JMP1	01	ADDD	#15
	SUBD	20,X	JMP1	02	STD	TMP1
		JMP 911	1		LDD	18,X
	ADDD	#65521	1		SUBD	28,X
JMP911	STD	20,X	1		3 C C	JMP103
	LDD	TMP1	1		ADDD	#65521
	STD	10,X	JJMP1	03	STD	23,X
	LDD	12,X	ł		LDD	TMP1
	ADDD	22, X	l		STD	18,X [.]
	BCS	JMP 922	*	***	*******	******
		#65521	*	* (JUTPUT	SHUFFLE
		JMP93	*	***	ie oje ole ole ole ole ole	*****
JMP922	ADDD	#15	!		LOX	#AX
JMP93	STD	TMP1	1		LDY	≉OUT -
	LDD	12,X	1		LDD	, X
	SUBD	22,X	ł		STD	, Y
	BCC	JMP94	1		LDD	12,X
	ADDD	#65521	1		STD	2,Y
JMP94	STD	22,X	1		LDD	24,X
	LDD	TMP1	1		STD	4,Y
	STD	12,X	1		LDD	6,X
	LDD	14,X	1		STD	6,Y
	ADDD	24 , X	ľ		LDD	18,X
	BCS	JMP95	1		STD	8,Y
	CMPD	#65521	 1		LDD	20,X
	8L0	JMP96	1		STD	10,Y
JMP95	ADDD	#15	1		LDD	2 , X
JMP96	STD	TMP1	1		STD	12,Y
	LDD	14,X	1		LDD -	14,X
	SUBD	24,X	1		STD	14 , Y
,	BCC	JMP97	1		LDD	26 , X
	ADDD	#65521	1		STD	16,Y
JMP97	STD	24 , X	1		LDD	8,X
b .	LDD	TMP1			STD	18,Y
	STD	14,X	1		LDD	10,X
	LDD	16,X	1		STD	20,Y
	ADDD	26,X	1		LDD	22 , X

1

1

D-49

8 C S

CMPD

JMP98

#65521

1

Appendix=D

.

	STD	24,Y	1	FDB	16087,29032,8748
	LDD	16,X	l	FDB	23174,43615,1465
	STD	26,Y	COEFR	FDB	61153,5460,18364
	LDD	28,X	1	FDB	46773,20640,5493
	STD	28,Y	1	FD3	6552,57331,37975
2,5			1	FDB	28122,34561,24521
CUEFF	FDB	1,6379,13376	1	FDB	29504,28641,12521
	FDB 19	136,18005,4864	7	FDB	5913,24748,21938
	FD8 32	759,8192,45457		END	STRT
	FDB 36	817,5753,25311	*		

Backplane wiring connections for the parallel microprocessor system

.

Backplane pin connections for the parallel microprocessor system. Flow of data from SOURCE (TX) -> DESTINATION (RX)

BOARD NO A - (PROCESSOR NO 1 2 3)

SIDE A -

SIDE B

PIN#	FUNCTION P	PRO	CESS	SDR#	PIN≉	FUNCTION	PROCESSOR#
1-8	DATA IN	1	23		1 1-3	र x	8 -> 3
		1	$\frac{2}{2}$ $\frac{3}{3}$		9-10	CLOCK	8 -> 3
9-14		-			111-18	RX	4 -> 3
15-22	DATA OUT	1	2 3				4 -> 3
23-28	0 E	1	23		119-20	CLOCK	4 - 7 3
29-36	ТХ	1	->	6			
37-38	CLOCK	1	->	6	74	STATUS	007
39-46	RX	6	->	1	75	SYNC	GUT .
47-48	CLOCK	6	->	1	76	SYNC	IN
49-56	TX		->	7	177	SYSTEM	CLOCK
57-60	CLOCK		->	7	178	HALT	
49-56	тх		->	5	179	RESET	
57-60	CLOCK		->	5	29-61-9	3 +VCC	
61-68	RX		->	2.	32-64-9		
69-70	CLOCK	7	->	2	1	•	
71-78	RX	5	->	2	1	•	
79-80	CLOCK	5	->	2	1	•	
81-88	ТХ	3	->	8	1		i -
89-92	CLOCK	3	->	8	1		
81-88	TX		->	4			•
89-92	CLICK	3	->	4	i		

BOARD NO B - (PROCESSOR 4 5 16)

SIDE A

SIDE P

PIN#	FUNCTION	PROCES	SSOR#	PIN#	FUNCTIO	N
1-8	DATA IN	45.		174	STATUS	CUT
	CLOCK	4 5		175	SYNC	DUT
	DATA CUT	4 5		176	SYNC	IN
21-24		4 5		77	SYSTEM	CLOCK
25-32		4 -> (ò	78	HALT	
	CLOCK	4 -> 4	7	79	PESET	
25-32			3	29-61-93	+ V C C	
	CLOCK	4 ->	3	32-64-96	GROUND	
37-44		9 -> 4	4	1		
-	CLOCK	9 -> 4	4	1		
47-54		-		ł		
	CLOCK	3 -> 4	4	l		
57-64	_	5 -> 10)	1		
	CLOCK	5 -> 10)	1	·	

÷

5-1

57-64	ТХ	5	->	2	
65-68	CLOCK	5	->	2	
69-76	RX	10	->	5	
77-78	CLOCK	10	->	5	
79-86	RX	2	->	5	
87-88	CLOCK	2	->	5	

BOARD NO C - (PROCESSOR 6 7 8)

1 1 1

SIDE A

SIDE B

PIN#	FUNCTION	PROCESSOR#	PIN# FUN	CTION	PROCESSER#
PIN# 1-8 9-14 15-22 23-28 29-36 37-40 29-36 37-40 29-36 37-40 51-58 59-60 61-68 69-74 61-68 69-74 61-68	DATA IN CLOCK DATA OUT DE TX CLOCK TX CLOCK RX	6 7 8 6 7 8	1-8 9-10 11-18 19-24 11-18 19-24 11-18 19-24 11-18 19-24 25-32 33-34 35-42 43-44 45-52 53-54 74 75	PX CLOCK TX CLOCK TX CLOCK TX CLOCK RX CLOCK RX CLOCK RX CLOCK STATUS SYNC	$10 \rightarrow 7$ $10 \rightarrow 7$ $8 \rightarrow 13$ $8 \rightarrow 13$ $8 \rightarrow 3$ $3 \rightarrow 3$ $8 \rightarrow 9$ $3 \rightarrow 9$ $3 \rightarrow 9$ $13 \rightarrow 8$ $13 \rightarrow 8$ $13 \rightarrow 8$ $13 \rightarrow 8$ $3 \rightarrow 3$ $9 \rightarrow 3$
69-74 75-52 83-84 85-92 93-94	CLÓCK RX	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	76 77 73 79 29-61-93 32-64-96	SYNC SYSTEM HALT RESET +VCC GROUND	IN CLOCK

BOARD NO D - (PROCESSOR 9-10-17)

SIDE A

SIDE B

PIN≉	FUNCTION	PROCESSOR*	PIN# FUN	CTION	PROCESSOP#
1-8 9-12 13-20 21-24	DATA IN CLOCK DATA DUT DE	9 10 9 10 9 10 9 10	1-8 9-10 11-18 19-20	RX CLOCK RX CLOCK	5 -> 10 5 -> 10 7 -> 10 7 -> 10 7 -> 10
25-32 33-38 25-32 33-38 25-32	TX CLOCK TX CLOCK TX	9 -> 14 9 -> 14 9 -> 4 9 -> 4 9 -> 8	 74 75 76 77	STATUS SYNC SYNC SYSTEM	DUT IN-

E - 2

33-38		9 -> 8	178	HALT	
39-46		14 -> 9	179	RESET	
47-48	CLOCK	14 -> 9	29-61-93		
44-56	R X	4 -> 9	32-64-96	GROUND .	
57-58	CLOCK	4 -> 9	1		
59-66		8 -> 9	1		
67-68		8 -> 9	ł		
69-76		10 -> 15	1		
77-82		10 -> 15	i		
69-76		10 -> 5	ì		
77-82		10 -> 5	1		
		$10 \rightarrow 7$	1		
69-76			1		
77-82		10 -> 7	1		
83-90		15 -> 10	- le		
91-92	CLOCK	15 -> 10	ł		
	31	DARD ND E -	(PROCESSOR	11 12 13)	
	SIDE A		S	IDE B	
PIN#	FUNCTION	PROCESSOR#	PIN# FUN	CTION PROC	ESSOP≈
			1		
1-8	DATA IN	11 12 13	1-8	ΞX	9 -> 13
9-14		11 12 13	9-10	CLOCK	8 -> 13
15-22			11-18	RX	14 -> 13
23-28	0E	11 12 13	119-20	CLOCK	14 -> 13

9-14	ULUUN	11	12	10	1 9-10	CEDCK	
15-22	DATA OUT	11	12	13	11-18	RX	14 -> 13
23-28	0 E	11	12	13	119-20	CLOCK	14 -> 13
29-36	ТХ	11	->	6	1		
37-38	CLOCK	11	->	6	174	STATUS	דטם
39-46	RX	- 6	->	11	175	SYNC	JUT
47-48	CLOCK	6	->	11	176	SYNC	IN
49-56	тχ	12	·->	7	177	SYSTEM	CLOCK
57-60	CLOCK	12	->	7	173	HALT	
49-56	ТХ	12	->	15	179	RESET	
57-60	CLOCK	12	->	15	29-61-93	+VCC	
61-68	RX	-7	->	12	132-64-96	GROUND	
69-70	CLOCK	7	->	12	1 .		•
71-78	RX .	15	->	12 .	1		
79-80	CLOCK -	15	->	12	1		
81-88	ТХ	13	->	8			
89-92	CLOCK	13	->	3			
81-88	ΤX	13	->	14	1 .		
89-92	CLOCK	13	->	14	1		

BOARD NO F - (PROCESSOP 14 15 18).

SIDE B SIDE A FUNCTION PROCESSOR# 1PIN# FUNCTION PIN# 1 1-8 DATA IN 14 15 9-12 CLOCK 14 15 STATUS OUT 174 SYNC าบา 175

E-3

9 -> 13 8 -> 13

CONTROL BOARD

SIDE A

PIN#	FUNCTION	PROCESSOR#	PIN#	FUNCTION	PROCESSOR#
1-8	DATA OUT		147-54	DATA IN	
17-18	CLOCK	1	63-64	CE	1
19-20	CLOCK	4	65-66	0 E	7
21-22	CLOCK	7	167-68	0 E	13
23-24	CLOCK .	10	169-70	OE	4
25-26	CLOCK	13	171-72	D.E	10
27-28	CLOCK	6	173-74	0 E	11
29-30	CLOCK	9	175-76	0 E	2
31-32	CLOCK	12	177-78	0 5	· 8
33-34	CLOCK	15	179-80	0 E	14
35-36	CLOCK	3	181-82	GE	5
37-38	CLOCK	11 .	183-94	C E	6
39-40	CLOCK	14	85-86	0 F	12
41-42	CLOCK	21	187-88	C 5 .	3
43-44	CLOCK	5	189-90	0 E	9
45-46	CLOCK	3	191-92	C 6-	15

SIDE B

1-6	STATUS IN
7-12	SYNC IN
13	SYNC DUT
14-19	SYSTEM CLOCK DUTPUT TO PROCESSORS
20	RESET TO DIHER BOARDS
21	HALT TO OTHER BOARDS
27	-9V FOR RS-232 RX
29-61-93	+VCC 5V POWER FOR ALL BOARDS
32-64-96	GROUND

REFERENCES

- Bergland, G.D: 'Fast Fourier Transform Hardware Implementation
 An Overview', IEEE Trans. Audio Electroacoustics, Jun. 1969, vol AU-17, pp. 104-108.
- (2) Brigham, E.O.: The Fast Fourier Transform, Prentice Hall Inc., Englewood Cliffs, N.J., 1974.
- (3) Winograd, S.: 'On Computing the Discrete Fourier Transform', Math. Comput. 1978, vol. 32, pp. 175-199.
- Winograd, S.: 'On Computing the Discrete Fourier Transform',
 Proc. Nat. Acad. Sci., 1976, vol. 73, pp. 1005-1006.
- (5) Martin, S.C.P.: Number Theoretic Transform Implementation using Microprocessors, Ph.D. thesis, 1980, Univ. of Durham.
- (6) Martin, S.C.P, and Stanier, B.J.: 'Microprocessor Implementation of Number Theoretic Transforms', Electron. Cir. and Syst., Jan. 1979, vol. 3, pp. 21-26.
- (7) McClellan J.H., and Rader C.M.: Number Theory in Digital Signal Processing, Prentice Hall Inc., Englewood Cliffs, N.J. 1979.
- (8) Cooley, J.W., and Tukey, J.W.: 'An Algorithm for the Machine Calculation of Complex Fourier Series', Math. Comput., 1965, vol. 19, pp. 297-301.
- (9) Agarwal, R.C., and Burrus, C.S.: 'Number Theoretic Transforms to Implement Fast Digital Convolution', Proc. IEEE, 1975, vol. 63, pp. 550-560.
- (10) Vanwormhoudt, M.C.: 'On Number Theoretic Fourier Transform in Residue Class Rings', Corresp., IEEE Trans., 1977, vol. ASSP-25, pp. 585-586.

Ref-1

- (11) Leibowitz, L.M.: 'Fast Convolution by Number Theoretic Transforms', NRL Report 7924, Sept. 1975.
- Rader, C.M.: 'Discrete Convolutions via Mersenne Transforms', IEEE Trans. Comput., 1972, vol. C-21, pp. 1269-1273.
- (13) Agarwal, R.C., and Burrus, C.S.: 'Fast Convolution Using Fermat Number Transform with Applications to Digital Filtering', IEEE Trans., 1974, vol. ASSP-22, pp. 87-97.
- (14) Leibowitz, L.M.: 'A Simplified Arithmetic for the Fermat Number Transform', IEEE Trans., 1976, vol. ASSP-24, pp. 356-359.
- (15) McClellan, J.H.: 'Hardware Realisation of a Fermat Number Transform', IEEE Trans., 1976, vol. ASSP-24, pp. 216-225.
- (16) Bywater, R.E.H.: Hardware/Software Design of Digital Systems, Prentice Hall Inc. Englewood Cliffs, N.J., 1981.
- (17) Lewin, D.: Theory and Design of Digital Computers, Thomas Nelson and Sons Ltd., 1972.
- (18) Parasuraman, B.: 'Hardware Multiplication Techniques for
 Microprocessor Systems', Computer Design, 1977, pp. 75-82.
- (19) Harman, M.G.: 'An Attempt to Design an Improved Multipication System', IEEE Trans. Comput., 1968, vol. C-17, pp. 1090.
- (20) Rabiner, L.R., and Gold, B.: Theory and Application of Digital Signal Processing, Prentice Hall Inc. Englewood Cliffs, N.J., 1975.
- (21) Chu, Y.: Digital Computer Design Fundamentals, McGraw Hill, 1962.
- (22) Hayes, J.P.: Computer Architecture and Organisation, McGraw Hill, Kogakusha Ltd., 1978.

- (23) Gosling, J.B.: Design of Arithmetic Units for Digital Computers, McMillan Press Ltd., London, 1980.
- (24) Nussbaumer, H.J.: 'Fast Multipliers for Number Theoretic Transforms', IEEE Trans. C-27, Aug. 1978, pp. 764-765.
- (25) Brubaker, T.A., and Becker, J.C.: 'Multiplication Using Logarithms Implemented with Read-Only Memory', IEEE Trans. Comput., vol. C-24, pp. 761-765.
- (26) Chang, T.: 'Binary Read-Only-Memory Multiplier', Eletron. Lett., 13 Dec. 1973, vol. 9, pp. 580-581.
- (27) Johnson, N.: 'Improved Binary Multiplication System',Electron. Lett., 11 Jan. 1973, vol. 9, pp. 6-7.
- (28) Davies, A.C.: 'Trade-offs in Fixed-Point Multiplication Algorithms for Microprocessors', Comput. and Dig. Techniques, 1979, vol. 2, pp. 105-112.
- (29) Weed, M.: 'Clockless Multiplication and Division Circuits', BYTE, Dec. 1978, pp. 128-136.
- (30) Artwick, B.A.: Microcomputer Interfacing, Prentice Hall Inc., Englewood Cliffs, N.J., 1980.
- (31) Davies, A.C., Fung, Y.T.: 'Interfacing a Hardware Multiplier to a General-Purpose Microprocessor', Microprocessors, 1977, vol. 1, pp. 425-432.
- (32) Evanczuk, S.: 'Josephson Chip Multiplies Ultra Fast', Electronics, 14 July, 1982, pp. 48-50.
- (33) Bate, J., and Burkowski, F.: 'A High Speed Extended Precision Multiplier for a Microprocessor', Proc. Int. Symp. on Mini and Micro Computers, Montreal, Canada, 11-18 Nov. 1977, pp. 10-13.
- (34) Robinson, D.: 'Hardware Multiplier/Divider Unit for 8-bit

Microprocessor Systems', New Electronics (G.B), Mar. 1979, vol. 12, pp. 20.

- (35) Mick, J., and Springer, J.: 'An Integrated Circuit, High-Speed Serial-Parallel Multiplier', Apr. 1976, pp. 42, 46.
- (36) Rollenhagen, D.C., Kimball, R.M., and Shay, H.P.: 'LSI Multiplier-Divider for 8080', Proc. IEEE 1977 Nat. Aerospace and Electron. Conf., NAECON 1977, Dayton, Ohio, U.S.A., 17-19 May, pp. 887-892.
- (37) Day, M.J.: 'Faster Multiply with Microprocessor Hardware Multiply Device', Electron (G.B.), 27 Feb. 1978, pp. 39.
- (38) Waser, S., Newton, V.: 'Increasing Multiplication Speed', Electron (G.B.), 12 Dec. 1977, pp. 57-58.
- (39) Rohr, P.: 'LSI Multipliers: The Second Generation', 1979 Int. Micro and Mini Computer Conf., Houston, Texas, U.S.A., Nov. 1979, pp. 140-143.
- (40) Ambikairajah, E., and Carey, M.J.: 'Technique for Performing Multiplication on a 16-bit Microprocessor using extension of Booth's Algorithm', Electron. Lett., 17 Jan. 1980, vol. 16, pp. 53-54.
- (41) Giest, D.J.: 'MOS Processor Picks up Speed with Bipolar Multipliers', Electronics (U.S.A.), July 1977, vol. 50, pp. 113-115.
- (42) '16*16-bit Multipliers meet Military/Commercial High Speed
 Applications', Comput. Des. (U.S.A.), Aug. 1976, vol. 15,
 pp. 50.
- McCrea, P.G., and Matheson, W.S.: 'Design of High Speed
 Fully Serial Tree Multiplier', IEEE. Proc. Jan. 1981,
 vol. 128, pp. 13-20.

- (44) Advanced Micro Devices: 'AM25S558, Eight-bit by Eight-bit Combinational Multiplier', Preliminary data sheet.
- (45) Flores, I.: The Logic of Computer Arithmetic, PrenticeHall Inc., Englewood Cliffs, N.J., 1963.
- (46) Booth, A.D, and Booth, K.H.V.: Automatic Digital Calculators, Butterworth and Co. Ltd., London, 1965.
- (47) Abd-Alla, A.M, and Meltzer, A.C.: Principles of Digital Computer Design, Prentice Hall, Englewood Cliffs, N.J., 1976, vol. 1.
- (48) Renold, A.: Comparison of some 8-bit Microprocessors by means of Benchmark Programs, Mitt. Agon. (Switzerland), Oct. 1981, pp. 71-75.
- (49) Kolba, D.P., and Parks, T.W.: 'A Prime Factor FFT Algorithm
 Using High-Speed Convolution', IEEE Trans., vol. ASSP-25,
 Aug. 1977, pp. 281-294.
- (50) Morris, L.R.: 'A Comparative Study of Time Efficient FFT and WFTA Programs for General Purpose Computers', IEEE Trans., vol. ASSP-26, Apr. 1978, pp.141-150.
- (51) Silverman, H.F.: 'An Introduction to Programming the Winograd Fourier Transform Algorithm (WFTA)', IEEE Trans., vol. ASSP-25, Apr. 1977, pp. 152-165.
 'Correction and an Addendum to an Introduction to Programming the Winograd Fourier Transform Algorithm (WFTA)', IEEE Trans. ASSP-26, 1978, pp. 268.
- (52) Nawab, H., and McClellan, J.H.: 'Bounds on the Minimum Number of Data Transfers in WFTA and FFT Programs', IEEE Trans., vol. ASSP-27, Aug. 1979, pp. 394-398.
- (53) Bailey, D.: 'Winograd's Algorithm Applied to Number-Theoretic

Transforms', Electron. Lett., 1 Sept. 1977, vol. 13 pp. 548-549.

- (54) Texas Instruments Ltd.: TMS9900 Microprocessor Data Manual, Aug. 1976.
- (55) Texas Instruments Ltd.: TMS990/100M Microcomputer User's Guide, Mar. 1978.
- (56) Moore, C.H.: 'FORTH: A New Way to Program a Minicomputer', Astron. Astrophy. Suppl., 1974, vol. 15, pp. 497-511.
- (57) Brodie, L.: Starting Forth, Prentice Hall Inc., Englewood Cliffs N.J., 1981.
- (58) Smith, M.F.: 'Comparative Software Analysis of the MC6809 Microprocessor', Microprocessors and Micro Systems, vol. 5, Nov. 1981, pp. 401-404.
- (59) Mintzer, F.: 'Parallel and Cascade Microprocessor Implementation for Digital Signal Processing', IEEE Trans. ASSP-29, Oct. 1981, pp. 1018-1027.
- (60) Zohar, S.: 'Outline of a Fast Hardware Implementation of Winograd's DFT Algorithm', IEEE ICASSP, Apr. 1980, vol. 3, pp.796-799.
- (61) Mintzer, F.: 'Attributes of Parallel and Cascade Microprocessor Implementations of Digital Signal Processing', IEEE Int. Conf. ASSP, April 1980, ICASSP, vol. 3, pp. 912-915.
- (62) Duff, M.J.B.: 'Array Processing', Electronics and Power Nov./Dec. 1980, pp. 888-893.
- (63) Bain, W.L., and Jump, J.R.: 'Hardware Scheduling Strategies for Systems with many Processors', Proc. Int. Conf. Parallel Processing, Bellaire, MI, U.S.A., Aug. 1978, pp. 184-187.
- (64) Bellm, H., and Sauer, A.: 'Methods of Data Exchange Between

Microcomputers', Proc. Microprocessing and Microprogramming, Amsterdam, N. Holland, 3-6 Oct. 1977, Microcomputer Archit., pp. 16-22.

- (65) Arden, B.E., and Berenbaum, A.D.: 'A Multi-Microprocessor
 Computer System Architecture', Proc. 5th Symp. Operating
 System Principles, Operating System Rev., Nov. 1975, vol. 9,
 pp. 114-121.
- (66) Enslow, P.H.: Multiprocessor and Parallel Processing,John Wiley and Sons, 1974.
- (67) Pollard, L.H.: 'Multiprocessing with the TI9900', Eleventh Ann. Asilomer Conf. Circuits Systems and Computers, Pacific Grove, CA, U.S.A., 7-9 Nov. 1977, pp. 461-465.
- (68) Hoffner, Y., and Smith, M.F.: 'Communication Between two Microprocessors Through Common Memory', Microprocessors and Microsystems, July/Aug. 1982, vol. 6, pp. 303-308.
- (69) Witten, I.H., and Jenkins, R.L.: 'Processor-Processor Dialogue Through Existing Input-Output Channels', Computer and Digital Techniques, Oct. 1978, vol. 1, pp. 125-130.
- (70) Parkinson, D.: 'An Introduction to Array Processors',Syst. Int. (G.B), Nov. 1977, vol. 5, pp. 21-23.
- (71) Caprani, O., Jensen, K.H., and Ougaard, U.: 'Microprocessors Connected to a Common Memory', Microprocessor and Microprogramming Amsterdam, Netherland, 3-6 Oct. 1977, Euromicro Symp., Microcomputer Architec., pp. 175-181.
- (72) Hughes, P., and Doone, T.: 'Multiprocessor Systems', Syst. Int. (G.B), Feb. 1978, vol. 6, pp. 20-21.
- (73) Raphael, H.: 'Multiprocessor Techniques for uP Systems',Electron. Eng. (G.B), 1978, vol. 50, pp. 65-67.

Ref-7

- (74) Tanabe, K., and Matsumoto, K.: '16-bit Microprocessor with Dual Bus Architecture', Proc. Spring COMPCON, 1979, San Francisco, 26 Feb. to 1 Mar. 1979, N.Y., U.S.A., pp. 98-101.
- (75) Crushman, R.H.: 'uP/uC Chip Directory', EDN, Oct. 1979, pp. 133-240.
- (76) Crushman, R.H., and Bucker, J.: 'EDN Seventh Annual uP/uC
 Chip Directory', EDN, Nov. 1979, pp. 94-211.
- (77) Scales, H.: 'Multiprocessing with the Motorola's MC6809E', BYTE, Jul. 1981, pp. 136-156.
- (78) Leventhal, L.A.: 6809 Assembly Language Programming,Osborne McGraw Hill, 1981.
- (79) Motorola Semiconductors Ltd.: MC6809 Data sheet.
- (80) Leibowitz, L.M.: 'A Binary Arithmetic for the Fermat Number Transform', NRL Report 7971, 18th Mar. 1976.
- (81) Gallacher, J.: 'Processor-Processor Communication', Microprocessors and Microsystems, Sept. 1979, vol. 3, pp. 317-320.
- (82) Fronheiser, K.: 'Device Operation and System Implementation of the Asynchronous Comminications Interface Adapter (MC6850) Motorola Semiconductors Ltd., Application Note AN-754.
- (83) Motorola Semiconductors Ltd., MC6850 Data Sheet.
- (84) Wakerly, J.: 'Serial Communications', Microprocessor and Microsystems, 1981, vol. 5, pp. 247-253.
- (85) Motorola Semiconductors Ltd.: MC14411 Data Sheet.
- (86) Texas Instruments Ltd.: The TTL Data Book for Design Engineers.
- (87) Patel, J. H.: Processor-Memory Interconnection for Multiprocessors', Proc. 6th Ann. Symp. on Computers Architec.,

Philadelphia, PA, 23-25 Apr. 1979, N.Y., U.S.A, pp. 168-177.

- (88) Davidson, K.A., Parsons R.L. etal: 'Processor-to-Processor
 Inter-Communication Employing a Common Storage Module',
 IBM Tech. Disc. Bull., Mar. 1979, vol. 21, pp. 3959-3960.
- (89) Zaks, R.: Programming the Z80, 1982, SYBEX Inc.
- (90) Signetics: 8X300 Data Sheet.
- (91) National Semiconductors Ltd.: COP402 Data Sheet.
- (92) Zaks, R.: Programming the 6502, 1978, SYBEX Inc.

